{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T11:28:24Z","timestamp":1725881304269},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319549989"},{"type":"electronic","value":"9783319549996"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-54999-6_17","type":"book-chapter","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T04:51:59Z","timestamp":1488516719000},"page":"221-233","source":"Crossref","is-referenced-by-count":4,"title":["DVFS Space Exploration in Power Constrained Processing-in-Memory Systems"],"prefix":"10.1007","author":[{"given":"Marko","family":"Scrbak","sequence":"first","affiliation":[]},{"given":"Joseph L.","family":"Greathouse","sequence":"additional","affiliation":[]},{"given":"Nuwan","family":"Jayasena","sequence":"additional","affiliation":[]},{"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,4]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Ahn, J., Hong, S., Yoo, S., Mutlu, O., Choi, K.: A scalable processing-in-memory accelerator for parallel graph processing. In: Proceedings of the International Symposium on Computer Architecture (ISCA) (2015)","key":"17_CR1","DOI":"10.1145\/2749469.2750386"},{"doi-asserted-by":"crossref","unstructured":"Akram, S., Sartor, J.B., Eeckhout, L.: DVFS performance prediction for managed multithreaded applications. In: International Symposium on Performance Analysis of Systems and Software (ISPASS) (2016)","key":"17_CR2","DOI":"10.1109\/ISPASS.2016.7482070"},{"issue":"2","key":"17_CR3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"unstructured":"Black, B.: Die stacking is happening. Presented at MICRO (2013)","key":"17_CR4"},{"doi-asserted-by":"crossref","unstructured":"Cochran, R., Hankendi, C., Coskun, A.K., Reda, S.: Pack & Cap: adaptive DVFS and thread packing under power caps. In: Proceedings of the International Symposiyum on Microarchitecture (MICRO) (2011)","key":"17_CR5","DOI":"10.1145\/2155620.2155641"},{"unstructured":"Eckert, Y., Jayasena, N., Loh, G.H.: Thermal feasibility of die-stacked processing in memory. In: Workshop on Near-Data Processing (WoNDP) (2014)","key":"17_CR6"},{"doi-asserted-by":"crossref","unstructured":"Farmahini-Farahani, A., Ahn, J.H., Morrow, K., Kim, N.S.: NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In: Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) (2015)","key":"17_CR7","DOI":"10.1109\/HPCA.2015.7056040"},{"doi-asserted-by":"crossref","unstructured":"Islam, M., \u0160\u010drbak, M., Kavi, K.M., Ignatowski, M., Jayasena, N.: Improving node-level mapreduce performance using processing-in-memory technologies. In: Proceedings of the International European Conference on Parallel Processing (EuroPar) (2014)","key":"17_CR8","DOI":"10.1007\/978-3-319-14313-2_36"},{"unstructured":"Joint Electron Devices Engineering Council: High Bandwidth Memory (HBM) DRAM. JEDEC Document JESD235A (2015)","key":"17_CR9"},{"doi-asserted-by":"crossref","unstructured":"Krishnan, G., Bouvier, D., Zhang, L., Dongara, P.: Energy efficient graphics and multimedia in 28 nm Carrizo APU. Presented at Hot Chips (2015)","key":"17_CR10","DOI":"10.1109\/HOTCHIPS.2015.7477331"},{"doi-asserted-by":"crossref","unstructured":"Lee, J., Sathisha, V., Schulte, M., Compton, K., Kim, N.S.: Improving throughput of power-constrained GPUs using dynamic voltage\/frequency and core scaling. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT) (2011)","key":"17_CR11","DOI":"10.1109\/PACT.2011.17"},{"doi-asserted-by":"crossref","unstructured":"Majumdar, A., Wu, G., Dev, K., Greathouse, J.L., Paul, I., Huang, W., Venugopal, A.K., Piga, L., Freitag, C., Puthoor, S.: A taxonomy of GPGPU performance scaling. In: Proceedings of the IEEE International Symposium on Workload Characterization (IISWC) (2015)","key":"17_CR12","DOI":"10.1109\/IISWC.2015.22"},{"issue":"2\/3","key":"17_CR13","doi-asserted-by":"crossref","first-page":"17:1","DOI":"10.1147\/JRD.2015.2409732","volume":"59","author":"R Nair","year":"2015","unstructured":"Nair, R., Antao, S.F., Bertolli, C., Bose, P., Brunheroto, J.R.: Active memory cube: a processing-in-memory architecture for exascale systems. IBM J. Res. Dev. 59(2\/3), 17:1\u201317:14 (2015)","journal-title":"IBM J. Res. Dev."},{"unstructured":"Nowatzki, T., Menon, J., Ho, C.H., Sankaralingam, K.: gem5, GPGPUSim, McPAT, GPUWattch, \u201cYour favorite simulator here\u201d considered harmful. In: Workshop on Duplicating, Deconstructing, and Debunking (2014)","key":"17_CR14"},{"doi-asserted-by":"crossref","unstructured":"Paul, I., Manne, S., Arora, M., Bircher, W.L., Yalamanchili, S.: Cooperative boosting: needy versus greedy power management. In: Proceedings of the International Symposium on Computer Architecture (ISCA) (2013)","key":"17_CR15","DOI":"10.1145\/2485922.2485947"},{"doi-asserted-by":"crossref","unstructured":"Pawlowski, J.T.: Hybrid Memory Cube (HMC). Presented at Hot Chips (2011)","key":"17_CR16","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"doi-asserted-by":"crossref","unstructured":"Pugsley, S.H., Jestes, J., Zhang, H., Balasubramonian, R., Srinivasan, V., Buyuktosunoglu, A., Davis, A., Li, F.: NDC: analyzing the impact of 3D-stacked memory+logic devices on mapreduce workloads. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS) (2014)","key":"17_CR17","DOI":"10.1109\/ISPASS.2014.6844483"},{"issue":"4","key":"17_CR18","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MM.2015.71","volume":"35","author":"MJ Schulte","year":"2015","unstructured":"Schulte, M.J., Ignatowski, M., Loh, G.H., Beckmann, B.M., Brantley, W.C., Gurumurthi, S., Jayasena, N., Paul, I., Reinhardt, S.K., Rodgers, G.: Achieving exascale capabilities through heterogeneous computing. IEEE Micro 35(4), 26\u201336 (2015)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Su, B., Gu, J., Shen, L., Huang, W., Greathouse, J.L., Wang, Z.: PPEP: online performance, power, and energy prediction framework and DVFS space exploration. In: Proceedings of the International Symposium on Microarchitecture (MICRO) (2014)","key":"17_CR19","DOI":"10.1109\/MICRO.2014.17"},{"unstructured":"TOP 500 List: Titan - Cray XK7. https:\/\/www.top500.org\/system\/177975 (2012). Accessed 31 July 2016","key":"17_CR20"},{"key":"17_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1007\/978-3-319-16086-3_4","volume-title":"Architecture of Computing Systems \u2013 ARCS 2015","author":"M Scrbak","year":"2015","unstructured":"Scrbak, M., Islam, M., Kavi, K.M., Ignatowski, M., Jayasena, N.: Processing-in-memory: exploring the design space. In: Pinho, L.M.P., Karl, W., Cohen, A., Brinkschulte, U. (eds.) ARCS 2015. LNCS, vol. 9017, pp. 43\u201354. Springer, Cham (2015). doi: 10.1007\/978-3-319-16086-3_4"},{"doi-asserted-by":"crossref","unstructured":"Wu, G., Greathouse, J.L., Lyashevsky, A., Jayasena, N., Chiou, D.: GPGPU performance and power estimation using machine learning. In: Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) (2015)","key":"17_CR22","DOI":"10.1109\/HPCA.2015.7056063"},{"doi-asserted-by":"crossref","unstructured":"Zhang, D., Jayasena, N., Lyashevsky, A., Greathouse, J.L., Xu, L., Ignatowski, M.: TOP-PIM: throughput-oriented programmable processing in memory. In: Proceedings of the International Symposium on High-performance Parallel and Distributed Computing (HPDC) (2014)","key":"17_CR23","DOI":"10.1145\/2600212.2600213"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-54999-6_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T04:08:23Z","timestamp":1568866103000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-54999-6_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319549989","9783319549996"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-54999-6_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}