{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T00:10:08Z","timestamp":1750032608815,"version":"3.41.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319549989"},{"type":"electronic","value":"9783319549996"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-54999-6_2","type":"book-chapter","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T09:51:59Z","timestamp":1488534719000},"page":"16-30","source":"Crossref","is-referenced-by-count":10,"title":["Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support"],"prefix":"10.1007","author":[{"given":"Florian","family":"Haas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Weis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Pokam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,4]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Bernick, D., Bruckert, B., Vigna, P.D., Garcia, D., Jardine, R., Klecka, J., Smullen, J.: NonStop $$^{\\textregistered }$$ advanced architecture. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), pp. 12\u201321 (2005)","key":"2_CR1","DOI":"10.1109\/DSN.2005.70"},{"doi-asserted-by":"crossref","unstructured":"Fetzer, C., Felber, P.: Transactional memory for dependable embedded systems. In: Proceedings of the International Conference on Dependable Systems and Networks Workshops (DSN-W), pp. 223\u2013227 (2011)","key":"2_CR2","DOI":"10.1109\/DSNW.2011.5958817"},{"doi-asserted-by":"crossref","unstructured":"Haas, F., Weis, S., Metzlaff, S., Ungerer, T.: Exploiting Intel TSX for fault-tolerant execution in safety-critical systems. In: Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 197\u2013202 (2014)","key":"2_CR3","DOI":"10.1109\/DFT.2014.6962083"},{"doi-asserted-by":"crossref","unstructured":"Haas, F., Weis, S., Ungerer, T., Pokam, G., Wu, Y.: POSTER: fault-tolerant execution on COTS multi-core processors with hardware transactional memory support. In: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques (PACT), pp. 421\u2013422 (9 2016)","key":"2_CR4","DOI":"10.1145\/2967938.2974051"},{"issue":"2","key":"2_CR5","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund, P., Martinez, A.J., Bajwa, A.A., Hill, D.L., Hallnor, E., Jiang, H., Dixon, M., Derr, M., Hunsaker, M., Kumar, R., et al.: Haswell: the Fourth-Generation Intel Core Processor. IEEE Micro 34(2), 6\u201320 (2014)","journal-title":"IEEE Micro"},{"issue":"4","key":"2_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 289\u2013300 (1993)","key":"2_CR7","DOI":"10.1145\/165123.165164"},{"unstructured":"Kuvaiskii, D., Faqeh, R., Bhatotia, P., Felber, P., Fetzer, C.: HAFT: hardware-assisted fault tolerance. In: Proceedings of the European Conference on Computer Systems (EuroSys), pp. 25:1\u201325:17 (2016). http:\/\/doi.acm.org\/10.1145\/2901318.2901339","key":"2_CR8"},{"doi-asserted-by":"crossref","unstructured":"LaFrieda, C., Ipek, E., Martinez, J.F., Manohar, R.: Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), pp. 317\u2013326 (2007)","key":"2_CR9","DOI":"10.1109\/DSN.2007.100"},{"doi-asserted-by":"crossref","unstructured":"Laurenzano, M.A., Tikir, M.M., Carrington, L., Snavely, A.: PEBIL: efficient static binary instrumentation for Linux. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 175\u2013183 (2010)","key":"2_CR10","DOI":"10.1109\/ISPASS.2010.5452024"},{"key":"2_CR11","volume-title":"Architecture Design for Soft Errors","author":"S Mukherjee","year":"2008","unstructured":"Mukherjee, S.: Architecture Design for Soft Errors. Morgan Kaufmann Publishers Inc., San Francisco (2008)"},{"doi-asserted-by":"crossref","unstructured":"Reinhardt, S.K., Mukherjee, S.S.: Transient Fault Detection via Simultaneous Multithreading. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 25\u201336 (2000)","key":"2_CR12","DOI":"10.1145\/339647.339652"},{"doi-asserted-by":"crossref","unstructured":"Reis, G.A., Chang, J., Vachharajani, N., Rangan, R., August, D.I.: SWIFT: software implemented fault tolerance. In: Proceedings of the International Symposium on Code Generation and Optimization (CGO), pp. 243\u2013254 (2005)","key":"2_CR13","DOI":"10.1109\/CGO.2005.34"},{"issue":"2","key":"2_CR14","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/TDSC.2008.62","volume":"6","author":"A Shye","year":"2009","unstructured":"Shye, A., Blomstedt, J., Moseley, T., Reddi, V.J., Connors, D.A.: PLR: a software approach to transient fault tolerance for multicore architectures. IEEE Trans. Dependable Secure Comput. (TDSC) 6(2), 135\u2013148 (2009)","journal-title":"IEEE Trans. Dependable Secure Comput. (TDSC)"},{"doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O.S., Cristal, A.: Fault tolerance for multi-threaded applications by leveraging hardware transactional memory. In: Proceedings of the International Conference on Computing Frontiers (CF), pp. 4:1\u20134:9 (2013)","key":"2_CR15","DOI":"10.1145\/2482767.2482773"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-54999-6_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,15]],"date-time":"2025-06-15T23:45:32Z","timestamp":1750031132000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-54999-6_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319549989","9783319549996"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-54999-6_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}