{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T11:28:14Z","timestamp":1725881294179},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319549989"},{"type":"electronic","value":"9783319549996"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-54999-6_8","type":"book-chapter","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T04:51:59Z","timestamp":1488516719000},"page":"99-110","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive and Scalable Predictive Page Policies for High Core-Count Server CPUs"],"prefix":"10.1007","author":[{"given":"Tameesh","family":"Suri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aneesh","family":"Aggarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,4]]},"reference":[{"key":"8_CR1","unstructured":"Aggarwal, A., Suri, T.: Dynamic Memory Page Policy. US Patent 9,378,127 B2 (2016)"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Awasthi, M., Nellans, D.W., Balasubramonian, R., Davis, A.: Prediction based dram row-buffer management in the many-core era. In: IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT) (2011)","DOI":"10.1109\/PACT.2011.31"},{"key":"8_CR3","unstructured":"Boughton, K., Gill, R.: Everything you always wanted to know about sdram memory but were afraid to ask (2010). http:\/\/www.anandtech.com\/show\/3851\/everything-you-always-wanted-to-know-aboutsdram-memory-but-were-afraid-to-ask"},{"key":"8_CR4","unstructured":"Dodd, J.: Adaptive page management. US Patent 7,076,617 (2006)"},{"key":"8_CR5","unstructured":"Ghasempour, M., Jaleel, A., Garside, J., Luj\u00e1n, M.: HAPPY: hybrid address-based page policy in DRAMs. In: MEMSYS (2006)"},{"key":"8_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1007\/11859802_10","volume-title":"Advances in Computer Systems Architecture","author":"D Huan","year":"2006","unstructured":"Huan, D., Li, Z., Hu, W., Liu, Z.: Processor directed dynamic page policy. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol. 4186, pp. 109\u2013122. Springer, Heidelberg (2006). doi: 10.1007\/11859802_10"},{"key":"8_CR7","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"B Jacob","year":"2010","unstructured":"Jacob, B., Ng, S., Wang, D.: Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann, CA (2010)"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Kaseridis, D., Stuecheli, J., John, L.K.: Minimalist open-page: a dram page-mode scheduling policy for the many-core era. In: 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2011)","DOI":"10.1145\/2155620.2155624"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Ma, C., Chen, S.: A dram precharge policy based on address analysis. In: Digital System Design Architectures, Methods and Tools (DSD) (2007)","DOI":"10.1109\/DSD.2007.4341475"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Miura, S., Ayukawa, K., Watanabe, T.: A dynamic-sdram-mode-control scheme for low-power systems with a 32-bit risc cpu. In: International Symposium on Low Power Electronics and Design (ISLPED) (2001)","DOI":"10.1145\/383082.383183"},{"key":"8_CR11","unstructured":"Park, S.I., Park, I.C.: History-based memory mode prediction for improving memory performance. In: International Symposium on Circuits and Systems (2003)"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Stankovic, V., Milenkovic, N.: Access latency reduction in contemporary dram memories. Facta universitatis (NIS) (2004)","DOI":"10.2298\/FUEE0401081S"},{"key":"8_CR13","unstructured":"Stankovic, V., Milenkovic, N.: Dram controller with a complete predictor. In: 7th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services (2005)"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Stankovic, V., Milenkovic, N.: Dram controller with a close-page predictor. In: EUROCON (2005)","DOI":"10.1109\/EURCON.2005.1630025"},{"key":"8_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1007\/978-3-642-03138-0_14","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"Y Xu","year":"2009","unstructured":"Xu, Y., Agarwal, Aabhas, S., Davis, Brian, T.: Prediction in dynamic SDRAM controller policies. In: Bertels, K., Dimopoulos, N., Silvano, C., Wong, S. (eds.) SAMOS 2009. LNCS, vol. 5657, pp. 128\u2013138. Springer, Heidelberg (2009). doi: 10.1007\/978-3-642-03138-0_14"},{"key":"8_CR16","unstructured":"Xeon Processor E7 Family. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-processor-e7-family.html"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-54999-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T04:08:17Z","timestamp":1568866097000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-54999-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319549989","9783319549996"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-54999-6_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}