{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:58:50Z","timestamp":1767837530420,"version":"3.49.0"},"publisher-location":"Cham","reference-count":40,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319553054","type":"print"},{"value":"9783319553061","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,9,10]],"date-time":"2017-09-10T00:00:00Z","timestamp":1505001600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-55306-1_3","type":"book-chapter","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T14:09:49Z","timestamp":1505138989000},"page":"29-74","source":"Crossref","is-referenced-by-count":3,"title":["Overview of Embedded Flash Memory Technology"],"prefix":"10.1007","author":[{"given":"Takashi","family":"Kono","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoya","family":"Saito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadaaki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,10]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"K. Baker, Embedded nonvolatile memory technology. in Proceedings of IEEE International Conference on IC Design & Technology, pp. 185\u2013189 (2009)","DOI":"10.1109\/ICICDT.2009.5166292"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"S. Kianian, A. Levi, D. Lee, Y.-W. Hu, A novel 3 volts-only, small sector erase, high density flash E2PROM. in Symposium on VLSI Technology, Digest of Technical papers, pp. 71\u201372 (1994)","DOI":"10.1109\/VLSIT.1994.324372"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Y.K. Lee, J.H. Moon, Y.H. Kim, M.-J. Chun, S.-Y. Ha, S. Choi, H. Yoo, H. Jeon, J. Yu, J.-U. Han, E. Jung, C. Chung, 2T-FN eNVM with 90\u00a0nm logic process for smart card. in Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design, pp. 26\u201327 (2008)","DOI":"10.1109\/NVSMW.2008.13"},{"key":"3_CR4","unstructured":"K.-D. Suh, B.-H. Suh, Y.-H. Lim, J.-K. Kim, Y.-J. Choi, Y.-N. Koh, S.-S. Lee, S.-C. Kwon, B.-S. Choi, J.-S. Yum, J.-H. Choi, J.-R. Kim, H.-K. Lim, A 3.3\u00a0V 32\u00a0Mb NAND flash memory with incremental step pulse programming scheme. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 128\u2013129 (1995)"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"F. Piazza, C. Boccaccio, S. Bruyere, R. Cea, B. Clark, N. Degors, C. Collins, A. Gandolfo, A. Gilardini, E. Gomiero, P. M. Mans, G. Mastracchio, D. Pacelli, N. Planes, J. Simon, M. Weybright, A. Maurelli, High performance flash memory for 65\u00a0nm embedded automotive application. in IEEE International Memory Workshop, pp. 77\u201379 (2010)","DOI":"10.1109\/IMW.2010.5488312"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"H. Kojima, T. Ema, T. Anezaki, J. Ariyoshi, H. Ogawa, K. Yoshizawa, S. Mehta, S. Fong, S. Logie, R. Smoak, D. Rutledge, Embedded flash on 90\u00a0nm logic technology & beyond for FPGAs. in IEEE International Electron Devices Meeting, pp. 677\u2013680 (2007)","DOI":"10.1109\/IEDM.2007.4419036"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"M. Kamiya, Y. Kojima, Y. Kato, K. Tanaka, Y. Hayashi, EPROM cell with high gate injection efficiency. in IEEE International Electron Devices Meeting, pp. 741\u2013744 (1982)","DOI":"10.1109\/IEDM.1982.190401"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"R. Mih, J. Harrington, K. Houlihan, H.K. Lee, K. Chan, J. Johnson, B. Chen, J. Yan, A. Schmidt, C. Gruensfelder, K. Kim, D. Shum, C. Lo, D. Lee, A. Levi, C. Lam, 0.18 \u00b5m modular triple self-aligned embedded split-gate flash memory. in Symposium on VLSI Technology, Digest of Technical papers,\u00a0pp. 120\u2013121 (2000)","DOI":"10.1109\/VLSIT.2000.852793"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"D. Shum, J.R. Power, R. Ullmann, E. Suryaputra, K. Ho, J. Hsiao, C.H. Tan, W. Langheinrich, C. Bukethal, V. Pissors, G. Tempel, M. R\u00f6hrich, A. Gratz, A. Iserhagen, E.O. Andersen, S. Paprotta, W. Dickenscheid, R. Strenz, R. Duschl, T. Kern, C.T. Hsieh, C.M. Huang, C.W. Ho, H.H. Kuo, C.W. Hung, Y.T. Lin, L.C. Tran, Highly reliable flash memory with self-aligned split-gate cell embedded into high performance 65\u00a0nm CMOS for automotive & smartcard applications. in IEEE International Memory Workshop, pp. 139\u2013142 (2012)","DOI":"10.1109\/IMW.2012.6213670"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"L.Q. Luo, Y.T. Chow, X.S. Cai, F. Zhang, Z.Q. Teo, D.X. Wang, K.Y. Lim, B.B. Zhou, J.Q. Liu, A. Yeo, T.L. Chang, Y.J. Kong, C.W. Yap, S. Lup, R. Long, J.B. Tan, D. Shum, N. Do, J.H. Kim, P. Ghazavi, V. Tiwari, Functionality demonstration of a high-density 1.1\u00a0V self-aligned split-gate NVM cell embedded into LP 40\u00a0nm CMOS for automotive and smart card applications. in IEEE International Memory Workshop, pp. 165\u2013168 (2015)","DOI":"10.1109\/IMW.2015.7150288"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"G. Tao, S. Nath, Experimental study of temperature dependence of program\/erase endurance of embedded flash memories with 2T-FNFN NOR device architecture. in IEEE-IRW, pp. 76\u201379 (2006)","DOI":"10.1109\/IRWS.2006.305215"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"A. Conte, G. Matranga, D.D. Costantini, M. Micciche, C. Ucciardello, A.D. Martino, F. Granata, A. Castagna, P. Zuliani, E. Gomiero, R. Annunziata, J. Devin, F. Maugain, J. Acland, J. Sonzogni, A 90\u00a0nm embedded page flash for EEPROM replacement in system on chip. in IEEE Non-Volatile Semiconductor Memory Workshop, pp. 28\u201330 (2008)","DOI":"10.1109\/NVSMW.2008.14"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"A. Baiano, M. van Duuren, E. van der Vegt, B. Schippers, R. Beurze, D.T. Mofrad, H. van Zwol, Y. Chen, J. Chiang, H. Lokker, K. van Dijk, J. Verbree, Y.N. Chen, J. Garbe, R. Verhaar, D. Dormans, Junction optimization for embedded 40\u00a0nm FN\/FN flash memory. in IEEE International Memory Workshop, pp. 173\u2013176 (2015)","DOI":"10.1109\/IMW.2015.7150292"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"S.-R. Kim, K.J. Han, K.-S. Lee, R. Li, J. Wolfman, T.-H. Kim, P. Liu, H. Kim, P.-Y. Lee, Y. Wang, Y. Jia, F. Dhaoui, F. Hawley, H.-C. Tseng, High performance 65\u00a0nm 2T-embedded Flash memory for high reliability SOC applications. in IEEE International Memory Workshop, pp. 158\u2013160 (2010)","DOI":"10.1109\/IMW.2010.5488403"},{"issue":"11","key":"3_CR15","doi-asserted-by":"crossref","first-page":"2011","DOI":"10.1109\/16.239742","volume":"40","author":"S Minami","year":"1993","unstructured":"S. Minami, Y. Kamigaki, A novel MONOS nonvolatile memory device ensuring 10-year data retention after 107 erase\/write cycles. IEEE Trans. Electron Devices 40(11), 2011\u20132017 (1993)","journal-title":"IEEE Trans. Electron Devices"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"W.M. Chen, C. Swift, D. Roberts, K. Forbes, J. Higman, B. Maiti, W. Paulson, K.T. Chang, A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN). in Symposium on VLSI Technology, pp. 63\u201364 (1997)","DOI":"10.1109\/VLSIT.1997.623696"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"H.M. Lee, S.T. Woo, H.M. Chen, R. Shen, C. D. Wang, L.C. Hsia, C.C.-H. Hsu, NeoFlash\u00ae\u2014true logic single poly flash memory technology. in IEEE Non-Volatile Semiconductor Memory Workshop, pp. 15\u201316 (2006)","DOI":"10.1109\/.2006.1629476"},{"issue":"3","key":"3_CR18","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TDMR.2004.834098","volume":"4","author":"M Janai","year":"2004","unstructured":"M. Janai, B. Eitan, A. Shappir, E. Lusky, I. Bloom, G. Cohen, Data retention reliability model of NROM nonvolatile memory products. IEEE Trans. Device Mater. Reliab. 4(3), 404\u2013415 (2004)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"3","key":"3_CR19","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/TDMR.2004.836717","volume":"4","author":"A Shappir","year":"2004","unstructured":"A. Shappir, E. Lusky, G. Cohen, I. Bloom, M. Janai, B. Eitan, The two-bit NROM reliability. IEEE Trans. Device Mater. Reliab. 4(3), 397\u2013403 (2004)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Y. Kawashima, T. Hashimoto, I. Yamakawa, Investigation of the data retention mechanism and modeling for the high reliability embedded split-gate MONOS flash memory. in IEEE International Reliability Physics Symposium, MY.6.1\u2013MY.6.5 (2015)","DOI":"10.1109\/IRPS.2015.7112809"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"H. Mitani, K. Matsubara, H. Yoshida, T. Hashimoto, H. Yamakoshi, S. Abe, T. Kono, Y. Taito, T. Ito, T. Krafuji, K. Noguchi, H. Hidaka, T. Yamauchi, A 90\u00a0nm embedded 1T-MONOS flash macro for automotive applications with 0.07\u00a0mJ\/8kB rewrite energy and endurance over 100\u00a0M cycles under Tj of 175\u00a0\u00b0C. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 140\u2013141 (2016)","DOI":"10.1109\/ISSCC.2016.7417946"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, D. Finzi, Can NROM, a 2-bit, trapping storage NVN cell, give a real challenge to floating date cells? in International Conference on Solid State Devices and Materials, pp. 522\u2013524 (1999)","DOI":"10.7567\/SSDM.1999.C-11-1"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"F. Ito, Y. Kawashima, T. Sakai, Y. Kanamaru, Y. Ishii, M. Mizuno, T. Hashimoto, T. Ishimaru, T. Mine, N. Matsuzaki, H. Kume, T. Tanaka, Y. Shinagawa, T. Toya, K. Okuyama, K. Kuroda, K. Kubota, A novel MNOS technology using gate hole injection in erase operation for embedded nonvolatile memory applications. in Symposium on VLSI Technology, Digest of Technical papers,\u00a0pp. 80\u201381 (2004)","DOI":"10.1109\/VLSIT.2004.1345404"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40\u00a0nm embedded SG-MONOS flash macros for automotive with 160\u00a0MHz random access for code and endurance over 10\u00a0M cycles for data. in\u00a0IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 212\u2013213 (2013)","DOI":"10.1109\/ISSCC.2013.6487704"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Y. Taito, M. Nakano, H. Okimoto, D. Okada, T. Ito, T. Kono, K. Noguchi, H. Hidaka, T. Yamauchi, A 28\u00a0nm embedded SG-MONOS flash macro for automotive achieving 200\u00a0MHz read operation and 2.0\u00a0MB\/s write throughput at Tj of 170\u00a0\u00b0C. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 132\u2013133 (2015)","DOI":"10.1109\/ISSCC.2015.7062961"},{"key":"3_CR26","doi-asserted-by":"crossref","unstructured":"J.A. Yater, S.T. Kang, R. Steimle, C.M. Hong, B. Winstead, M. Herrick, G. Chindalore, Optimization of 90\u00a0nm split gate nanocrystal non-volatile memory. in IEEE Non-Volatile Semiconductor Memory Workshop, pp. 77\u201378 (2007)","DOI":"10.1109\/NVSMW.2007.4290588"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"S.-T. Kang, B. Winstead, J. Yater, M. Suhail, G. Zhang, C.-M. Hong, H. Gasquet, D. Kolar, J. Shen, B. Min, K. Loiko, A. Hardell, E. LePore, R. Parks, R. Syzdek, S. Williams, W. Malloch, G. Chindalore, Y. Chen, Y. Shao, L. Huajun, L. Louis, S. Chaw, High performance nanocrystal based embedded flash microcontrollers with exceptional endurance and nanocrystal scaling capability. in IEEE International Memory Workshop, pp. 131\u2013134 (2012)","DOI":"10.1109\/IMW.2012.6213668"},{"key":"3_CR28","doi-asserted-by":"crossref","unstructured":"K. Ramkumar, I. Kouznetsov, V. Prabhakar, K. Shakeri, X. Yu, Y. Yang, L. Hinh, S. Lee, S. Samanta, H.M. Shih, S. Geha, P.C. Shih, C.C. Huang, H.C. Lee, S.H. Wu, J.H. Gau and Y.K. Sheu, A scalable, low voltage, low cost SONOS memory technology for embedded NVM applications. in IEEE International Memory Workshop, pp. 119\u2013202 (2013)","DOI":"10.1109\/IMW.2013.6582134"},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"E. Harari, L. Schmitz, B. Troutman, S. Wang, A 256-bit nonvolatile static RAM. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 108\u2013109 (1978)","DOI":"10.1109\/ISSCC.1978.1155754"},{"key":"3_CR30","unstructured":"C.-Y. Lin, C.-H. Lin, C.-H. Ho, W.-W. Liao, S.-Y. Lee, M.-C. Ho, S.-C. Wang, S.-C. Huang, Y.-T. Lin, C.C.-H. Hsu, Embedded OTP fuse in CMOS logic process. in IEEE International Workshop on Memory Technology, Design, and Testing, pp. 13\u201315 (2005)"},{"key":"3_CR31","unstructured":"eMemory NeoBit, http:\/\/www.ememory.com.tw\/html\/products_neobit.php . Nov 2016"},{"key":"3_CR32","unstructured":"NSCore, http:\/\/www.nscore.com\/images\/WhitePaper_081002.pdf . Nov 2016"},{"key":"3_CR33","doi-asserted-by":"crossref","unstructured":"K. Ohsaki, N. Asamoto, S. Takagaki, A single poly EEPROM cell structure for use in standard CMOS processes. IEEE J. Solid-State Circ. 29(3), 311\u2013316 (1994)","DOI":"10.1109\/4.278354"},{"key":"3_CR34","doi-asserted-by":"crossref","unstructured":"R.J. McPartland, R. Singh, 1.25 volt, low cost, embedded flash memory for low density applications. in Symposium on VLSI Circuits, Digest of Technical Papers, pp. 158\u2013161 (2000)","DOI":"10.1109\/VLSIC.2000.852878"},{"key":"3_CR35","doi-asserted-by":"crossref","unstructured":"S.-H. Song, K.C. Chun, C.H. Kim, A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme. in Symposium on VLSI Circuits, Digest of Technical Papers, pp. 130\u2013131 (2012)","DOI":"10.1109\/VLSIC.2012.6243824"},{"key":"3_CR36","doi-asserted-by":"crossref","unstructured":"G. Fredeman, D. Plass, A. Mathews, K. Reyer, T. Knips, T. Miller, E. Gerhard, D. Kannambadi, C. Paone, D. Lee, D. Rainey, M. Sperling, M. Whalen, S. Burns, A 14\u00a0nm 1.1\u00a0Mb embedded DRAM macro with 1\u00a0ns access. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 316\u2013317 (2015)","DOI":"10.1109\/ISSCC.2015.7063053"},{"key":"3_CR37","doi-asserted-by":"crossref","unstructured":"C. Demi, M. Jankowski, C. Thalmaier, A 0.13 \u00b5m 2.125\u00a0MB 23.5\u00a0ns embedded flash with 2\u00a0GB\/s read throughput for automotive microcontrollers. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 478\u2013617 (2007)","DOI":"10.1109\/ISSCC.2007.373502"},{"key":"3_CR38","doi-asserted-by":"crossref","unstructured":"M.-F. Chang, S.-J. Shen, C.-C. Liu, C.-W. Wu, Y.-F. Lin, S.-C. Wu, C.-E. Huang, H.-C. Lai, Y.-C. King, C.-J. Lin, H.-J. Liao, Y.-D. Chih, H. Yamauchi, An offset-tolerant current-sampling-based sense amplifier for sub-100\u00a0nA-cell-current nonvolatile memory. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 206\u2013208 (2011)","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"3_CR39","unstructured":"An example of this scheme is shown in the following web site: http:\/\/cache.nxp.com\/files\/32bit\/doc\/app_note\/AN4282.pdf?fsrch=1&sr=1&pageNum=1 . Mar 2015"},{"key":"3_CR40","doi-asserted-by":"crossref","unstructured":"S. Kawai, A. Hosogane, S. Kuge, T. Abe, K. Hashimoto, T. Oishi, N. Tsuji, K. Sakakibara, K. Noguchi, An 8kB EEPROM-emulation DataFLASH module for automotive MCU. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 508\u2013632 (2008)","DOI":"10.1109\/ISSCC.2008.4523280"}],"container-title":["Integrated Circuits and Systems","Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovations"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-55306-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T17:38:48Z","timestamp":1750873128000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-55306-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,10]]},"ISBN":["9783319553054","9783319553061"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-55306-1_3","relation":{},"ISSN":["1558-9412"],"issn-type":[{"value":"1558-9412","type":"print"}],"subject":[],"published":{"date-parts":[[2017,9,10]]}}}