{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T15:43:47Z","timestamp":1781279027790,"version":"3.54.1"},"publisher-location":"Cham","reference-count":45,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319553054","type":"print"},{"value":"9783319553061","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,9,10]],"date-time":"2017-09-10T00:00:00Z","timestamp":1505001600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-55306-1_5","type":"book-chapter","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T14:09:49Z","timestamp":1505138989000},"page":"131-178","source":"Crossref","is-referenced-by-count":14,"title":["Split-Gate Floating Poly SuperFlash\u00ae Memory Technology, Design, and Reliability"],"prefix":"10.1007","author":[{"given":"Nhan","family":"Do","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hieu","family":"Van Tran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Kotov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vipin","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,9,10]]},"reference":[{"key":"5_CR1","unstructured":"http:\/\/voyager.jpl.nasa.gov\/science\/neptune.html"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"F. Masuoka et. al. A new Flash EEPROM cell using triple polysilicon technology, IEEE Technical Digest IEDM (1984)","DOI":"10.1109\/IEDM.1984.190752"},{"key":"5_CR3","unstructured":"Embedded Flash Memories for Nano-Scale VLSIs, chapter 6, Springer, Berlin"},{"key":"5_CR4","unstructured":"http:\/\/www.eetimes.com\/document.asp?doc_id=1153458"},{"key":"5_CR5","unstructured":"http:\/\/ww1.microchip.com\/downloads\/pr_archive\/en\/en546947.pdf"},{"key":"5_CR6","unstructured":"B. Yeh, Single transistor non-volatile electrically alterable semiconductor memory device, U.S. Patent 5,029,130, 2 July 1991"},{"key":"5_CR7","unstructured":"S. Kianian, A. Levi, D. Lee, Y.-W. Hu, VLSI Symposium. Tech. Dig. 6A, 71\u201372 (1994)"},{"key":"5_CR8","unstructured":"D. Lee, Self aligned method of forming a semiconductor memory array of floating gate memory cells and a memory array made thereby, U.S. Patent 6,329,685, 11 Dec 2001"},{"key":"5_CR9","unstructured":"V. Markov, X. Liu, A. Kotov, A. Levi, T. Dang, and Y. Tkachev., in NVMTS (2003), p. 23"},{"key":"5_CR10","unstructured":"L.Q. Luo, Y.T. Chow, X.S. Cai, F. Zhang, Z.Q. Teo, D.X. Wang, K.Y. Lim, B.B. Zhou, J.Q. Liu, A. Yeo, T.L. Chang, Y.J. Kong, C.W. Yap, S. Lup, R. Long, J.B. Tan, D. Shum, N. Do, J.H. Kim, P. Ghazavi, V. Tiwari, in IEEE IMW (2015), pp. 165\u2013169"},{"key":"5_CR11","unstructured":"Y. Tkachev, X. Liu, A. Kotov, V. Markov, A. Levi, in NVMTS (2004), pp. 45\u201350"},{"key":"5_CR12","unstructured":"N. Do, in IEEE ICICDT (2016), pp. 1\u20134"},{"key":"5_CR13","unstructured":"M. Kamiya, Y. Kojima, Y. Kato, K. Tanaka, Y. Hayashi, in IEEE IEDM (1982), pp. 741\u2013744"},{"key":"5_CR14","unstructured":"A. T. Wu, T. Y. Chan, P.K. Ko, C. Hu, in IEEE IEDM (1986), pp. 584\u2013587"},{"key":"5_CR15","unstructured":"H.C. Sung, F.L. Tan, T.H. Hsu, Y.C. Kao, Y.T. Lin, C.S. Wang., in IEEE Electron Device Letters, vol. 26, no. 3 (2005), pp. 194\u2013196"},{"key":"5_CR16","unstructured":"Y. Dong, W. Kong, N. Do, S. L. Wang, G. Lee, in Solid-State Electronics, vol. 54 (2010), pp. 579\u2013581"},{"key":"5_CR17","unstructured":"Y. Dong, W. Kong, N. Do, S. L. Wang, G. Lee, J. Semiconductors 31 (2010)"},{"key":"5_CR18","unstructured":"X. Liu, V. Markov, A. Kotov, T. Dang, A. Levi, in IEEE ICSSCIT (2006)"},{"key":"5_CR19","unstructured":"A. Kotov, A. Levi, Y. Tkachev, and V. Markov, in IEEE NVMTS, 2002"},{"key":"5_CR20","unstructured":"Y. Tkachev, in IEEE ICMTS (2016), pp. 110\u2013115"},{"key":"5_CR21","unstructured":"H. Om\u2019mani, M. Tadayoni, N. Thota, I. Yue, N. Do, in IEEE ICMTS (2013), pp. 192\u2013194"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Y. Tkachev, X. Liu, A. Kotov, in IEEE Transactions on Electron Devices, vol. 59, no. 1 (2012), pp. 5\u201311","DOI":"10.1109\/TED.2011.2171346"},{"key":"5_CR23","unstructured":"N. Do, in IEEE IMW (2016), pp. 8\u201311"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"J. Van Houdt, P. Heremans, L. Deferm, G. Groeseneken, and H. Maes, in IEEE Transactions on Electron Devices, vol. 39 (1992), pp. 1150\u20131156","DOI":"10.1109\/16.129096"},{"key":"5_CR25","unstructured":"A. Kotov, Leading Edge Embedded Non Volatile Memories (2015)"},{"key":"5_CR26","unstructured":"V. Markov, K. Korablev, A. Kotov, X. Liu, Y. B. Jia, T. N. Dang, A. Levi, in IIRW Final Report (2007), pp. 43\u201347"},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"V. Markov, A. Kotov, IEEE Trans. on Device and Materials Reliability, vol. 14, no. 2 (2014) pp. 672\u2013680","DOI":"10.1109\/TDMR.2014.2310732"},{"key":"5_CR28","unstructured":"V. Markov, J. Kim, A. Kotov, in Proceedings of the IEEE IMW (2016), pp. 21\u201324"},{"key":"5_CR29","unstructured":"A. Kotov, in MRS 2015 Fall Meeting, Symposium KK: Materials and Technology for Non-Volatile Memories (2015)"},{"key":"5_CR30","unstructured":"Y.K Lee, B. Seo, T-K Yu, B. Lee, E. Kim, C. Jeon, W. Park, Y. Kim, D. Lee, H. Lee, S. Cho, in IEEE IMW (2014), pp. 75\u201378"},{"key":"5_CR31","unstructured":"L.Q. Luo, Z.Q. Teo, Y.J. Kong, F.X. Deng, J.Q. Liu, F. Zhang, X.S. Cai, K.Y. Lim, P. Khoo, S.M. Jung, S.Y. Siah, D. Shum, C.M. Wang, J.C. Xing, G.Y. Liu, L. Tee, S.M. Lemke, P. Ghazavi, X. Liu, N. Do, in IEEE IMW (2016), pp. 149\u2013152"},{"key":"5_CR32","unstructured":"T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, in IEEE ISSCC (2013), pp. 212\u2013214"},{"key":"5_CR33","unstructured":"Y. Taito, M. Nakano, H. Okimoto, D. Odaka, T. Ito, T. Kono, K. Noguchi, H. Hidaka, T. Yamauchi, in IEEE ISSCC (2015), pp. 132\u2013134"},{"key":"5_CR34","unstructured":"D. Shum, J.R. Power, R. Ullmann, E. Suryaputra, K. Ho, J. Hsiao, C.H. Tan, W. Langheinrich, C. Bukethal, V. Pissors, G. Tempel, M. Rohrich, A. Gratz, A. Iserhagen, E.O. Andersen, S. Paprotta, W. Dickenscheid, R. Strenz, R. Duschl, T. Kern, C.T. Hsieh, in IEEE IMW (2012), pp. 139\u2013142"},{"key":"5_CR35","unstructured":"S.T. Kang, B. Winstead, J. Yater, M. Suhail, G. Zhang, C.-M. Hong, H. Gasquet, D. Kolar, J. Shen, B. Min, K. Loiko, A. Hardell, E. Lepore, R. Parks, R. Syzdek, S. Williams, W. Malloch, G. Chindalore, Y. Chen, Y. Shao, L. Huajun, L. Louis, S. Chaw, in IEEE IMW (2012), pp. 131\u2013134"},{"key":"5_CR36","doi-asserted-by":"crossref","unstructured":"G. Torrente, X. Federspiel, D. Rideau, F. Monsieur, C. Tavernier, J. Coignus, D. Roy, G. Ghibaudo, in IEEE IRPS (2016), pp. 5A-4","DOI":"10.1109\/IRPS.2016.7574546"},{"key":"5_CR37","unstructured":"A. Baiano, M.V. Duuren, E.V. D. Vegt, B. Schippers, R. Beurze, D.T. Mofrad, H.V. Zwol, Y. Chen, J. Chiang, H. Lokker, K.V. Dijk, J. Verbree, Y.N. Chen, J. Garbe, R. Verhaar, D. Dormans, in IEEE IMW (2015), pp. 173\u2013176"},{"key":"5_CR38","unstructured":"K. Ramkumar, I. Kouznesov, V. Prabhakar, K. Shakeri, X. Yu, Y. Yang, L. Hinh, S. Lee, S. Samanta, H. M. Shih, S. Geha, in IEEE IMW (2013), pp. 199\u2013202"},{"key":"5_CR39","unstructured":"J. Chang, in Leading Edge Embedded Non Volatile Memories (2015)"},{"key":"5_CR40","unstructured":"C. Su, H. Tran, M. Tadayoni, N. Do, J. Yang, Method of making embedded memory device with silicon-on-insulator substrate, U.S. patent 9,431,407, 30 Aug 2016"},{"key":"5_CR41","unstructured":"N. Do, in Leading Edge Embedded Non Volatile Memories (2015)"},{"key":"5_CR42","unstructured":"V. Tiwari, in Flash Memory Summit 2015\u2014Driving Down the Memory Lane"},{"key":"5_CR43","unstructured":"D. Fan, C. Chen, P. Tuntasood, Flash memory cells with separated self-aligned select and erase gates, and process of fabrication, U.S. patent 6,747,310, 8 June 2004"},{"key":"5_CR44","unstructured":"H. Tran, A. Ly, H. Nguyen, T. Vu, Array and pitch of non-volatile memory cells, U.S. patent 7,839,682, 23 Nov 2010"},{"key":"5_CR45","unstructured":"H. Tran, S. Nguyen, H. Nguyen, Sense amplifier for low voltage high speed sensing, U.S. patent 7,616,028, 10 Nov 2009"}],"container-title":["Integrated Circuits and Systems","Embedded Flash Memory for Embedded Systems: Technology, Design for Sub-systems, and Innovations"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-55306-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T17:39:16Z","timestamp":1750873156000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-55306-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,10]]},"ISBN":["9783319553054","9783319553061"],"references-count":45,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-55306-1_5","relation":{},"ISSN":["1558-9412"],"issn-type":[{"value":"1558-9412","type":"print"}],"subject":[],"published":{"date-parts":[[2017,9,10]]}}}