{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T20:47:43Z","timestamp":1774039663604,"version":"3.50.1"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319562575","type":"print"},{"value":"9783319562582","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_18","type":"book-chapter","created":{"date-parts":[[2017,3,30]],"date-time":"2017-03-30T02:35:09Z","timestamp":1490841309000},"page":"202-213","source":"Crossref","is-referenced-by-count":10,"title":["Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs"],"prefix":"10.1007","author":[{"given":"Andr\u00e9 Flores","family":"dos Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lucas Antunes","family":"Tambara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Benevenuti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Tonfat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"18_CR1","unstructured":"Carmichael, C.: Triple Module Redundancy Design Techniques for Virtex FPGAs. Xilinx, Application Note XAPP197, July 2006"},{"key":"18_CR2","unstructured":"Habinc, S.: Functional Triple Modular Redundancy (FTMR). Gaisler Research, Design and Assessment Report FPGA-003-01, December 2002"},{"key":"18_CR3","unstructured":"Xilinx: Vivado Design Suite - User Guide - High-Level Synthesis. UG902 (v2014.3), 1 October 2014"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Tambara, L.A., Kastensmidt, F.L., Rech, P., Frost, C.: Decreasing FIT with diverse triple modular redundancy in SRAM-based FPGAs. In: Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp. 1\u20136, November 2014","DOI":"10.1109\/DFT.2014.6962070"},{"key":"18_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1007\/978-3-319-30481-6_11","volume-title":"Applied Reconfigurable Computing","author":"J Tonfat","year":"2016","unstructured":"Tonfat, J., Tambara, L., Santos, A., Kastensmidt, F.: Method to analyze the susceptibility of HLS designs in SRAM-based FPGAs under soft errors. In: Bonato, V., Bouganis, C., Gorgon, M. (eds.) ARC 2016. LNCS, vol. 9625, pp. 132\u2013143. Springer, Heidelberg (2016). doi: 10.1007\/978-3-319-30481-6_11"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Winterstein, F., Bayliss, S., Constantinides, G.A.: High-level synthesis of dynamic data structures: a case study using Vivado HLS. In: Proceedings of International Conference on Field-Programmable Technology, pp. 362\u2013365, December 2013","DOI":"10.1109\/FPT.2013.6718388"},{"key":"18_CR7","first-page":"1","volume":"1","author":"LA Tambara","year":"2017","unstructured":"Tambara, L.A., Tonfat, J., Santos, A., Lima Kastensmidt, F., Medina, N.H., Added, N., Aguiar, V.A.P., Aguirre, F., Silveira, M.A.G.: Analyzing reliability and performance trade-offs of HLS-based designs in SRAM-based FPGAs under soft errors. IEEE Trans. Nucl. Sci. 1, 1\u20138 (2017). ISSN: 0018-9499","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Chan, X., Yang, W., Zhao, M., Wang, J.: HLS-based sensitivity-induced soft error mitigation for satellite communication systems. In: 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 143\u2013148 (2016). ISSN 1942-9401","DOI":"10.1109\/IOLTS.2016.7604688"},{"key":"18_CR9","unstructured":"Xilinx: AXI4-Stream Accelerator Adapter v2.1. PG081 18 November 2015"},{"key":"18_CR10","unstructured":"JEDEC: Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices JEDEC Standard (2006). http:\/\/www.jedec.org\/sites\/default\/files\/docs\/jesd89a.pdf"},{"key":"18_CR11","unstructured":"Xilinx Inc.: Device Reliability Report, UG116 (v9.4) (2015)"},{"key":"18_CR12","unstructured":"Crowe, D., Feinberg, A.: Design for Reliability (2001). ISBN 13:978-1-4200-4084-5. https:\/\/www.crcpress.com\/"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T10:30:40Z","timestamp":1568975440000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}