{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T12:08:12Z","timestamp":1725883692639},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_2","type":"book-chapter","created":{"date-parts":[[2017,3,29]],"date-time":"2017-03-29T22:35:09Z","timestamp":1490826909000},"page":"16-27","source":"Crossref","is-referenced-by-count":0,"title":["LP-P $$^2$$ IP: A Low-Power Version of P $$^2$$ IP Architecture Using Partial Reconfiguration"],"prefix":"10.1007","author":[{"given":"\u00c1lvaro","family":"Avelino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentin","family":"Obac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naim","family":"Harb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Valderrama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glauberto","family":"Albuquerque","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paulo","family":"Possa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"2_CR1","doi-asserted-by":"publisher","unstructured":"Cardona, L.A., Ferrer, C.: AC_ICAP: a flexible high speed ICAP controller. Int. J. Reconfigurable Comput. (2015). doi: 10.1155\/2015\/314358","DOI":"10.1155\/2015\/314358"},{"key":"2_CR2","doi-asserted-by":"publisher","first-page":"2376","DOI":"10.1109\/TC.2013.130","volume":"63","author":"PR Possa","year":"2014","unstructured":"Possa, P.R., Mahmoudi, S.A., Harb, N., Valderrama, C., Manneback, P.: A multi-resolution FPGA-based architecture for real-time edge and corner detection. IEEE Trans. Comput. 63, 2376\u20132388 (2014). doi: 10.1109\/TC.2013.130","journal-title":"IEEE Trans. Comput."},{"key":"2_CR3","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1016\/j.micpro.2015.06.010","volume":"39","author":"P Possa","year":"2015","unstructured":"Possa, P., Harb, N., Dokl\u00e1dalov\u00e1, E., Valderrama, C.: P $$^2$$ IP: a novel low-latency programmable pipeline image processor. Microprocess. Microsyst. 39, 529\u2013540 (2015). doi: 10.1016\/j.micpro.2015.06.010","journal-title":"Microprocess. Microsyst."},{"key":"2_CR4","unstructured":"da Cunha Possa, P.R.: Reconfigurable low-latency architecture for real-time image and video processing. UMONS (2013)"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Liu, S., Pittman, R.N., Forin, A.: Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller. In: Microsoft Research (2009)","DOI":"10.1145\/1723112.1723190"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Liu, S., Pittman, R.N., Forin, A.: Energy reduction with run-time partial reconfiguration. In: Microsoft Research (2009)","DOI":"10.1145\/1723112.1723189"},{"key":"2_CR7","unstructured":"Ihsen, A.: Conception de Syst\u00e8mes Embarqu\u00e9s Fiables et Auto-r\u00e9glables. Universit de Valenciennes, Applications sur les Syst\u00e8emes de Transport Ferroviaire (2016)"},{"key":"2_CR8","doi-asserted-by":"publisher","unstructured":"Becker, T., Luk, W., Cheung, P.Y.K.: Energy-aware optimization for run-time reconfiguration. In: 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 55\u201362 (2010). doi: 10.1109\/FCCM.2010.17","DOI":"10.1109\/FCCM.2010.17"},{"key":"2_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"801","DOI":"10.1007\/978-3-540-30117-2_81","volume-title":"Field Programmable Logic and Application","author":"B Blodget","year":"2004","unstructured":"Blodget, B., Bobda, C., Huebner, M., Niyonkuru, A.: Partial and dynamically reconfiguration of Xilinx Virtex-II FPGAs. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 801\u2013810. Springer, Heidelberg (2004). doi: 10.1007\/978-3-540-30117-2_81"},{"key":"2_CR10","unstructured":"Xilinx: Vivado Design Suite Tutorial - Partial Reconfiguration (2015)"},{"key":"2_CR11","unstructured":"Xilinx: ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide (2015)"},{"key":"2_CR12","unstructured":"Srikanth, E.: Zynq-7000 AP SoC Low Power Techniques part 3 - Measuring ZC702 Power with a Standalone Application Tech Tip (2014)"},{"key":"2_CR13","unstructured":"Texas Instruments: USB Interface Adapter Evaluation Module User\u2019s Guide (2006)"},{"key":"2_CR14","unstructured":"Xilinx: AXI4-Lite IPIF v3.0 (2016)"},{"key":"2_CR15","doi-asserted-by":"publisher","first-page":"1484","DOI":"10.1109\/TC.2015.2435771","volume":"65","author":"JL Nunez-Yanez","year":"2016","unstructured":"Nunez-Yanez, J.L., Hosseinabady, M., Beldachi, A.: Energy optimization in commercial FPGAs with voltage, frequency and logic scaling. IEEE Trans. Comput. 65, 1484\u20131493 (2016). doi: 10.1109\/TC.2015.2435771","journal-title":"IEEE Trans. Comput."},{"key":"2_CR16","unstructured":"Xilinx: Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices (2013)"},{"key":"2_CR17","unstructured":"Silva, C.A.A., Neto, A.D.D., Oliveira, J.A.N., Melo, J.D., Barbalho, D.S., Avelino, A.M.: Definition of an architecture to configure artificial neural networks topologies using partial reconfiguration in FPGA. IEEE Latin Am. Trans. 15, 2094\u20132100 (2015)"},{"key":"2_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.sysarc.2012.09.001","volume":"59","author":"JD Dondo","year":"2013","unstructured":"Dondo, J.D., Barba, J., Rinc\u00f3n, F., Moya, F., L\u00f3pez, J.C.: Dynamic objects: supporting fast and easy run-time reconfiguration in FPGAs. J. Syst. Archit. 59, 1\u201315 (2013). doi: 10.1016\/j.sysarc.2012.09.001","journal-title":"J. Syst. Archit."},{"key":"2_CR19","doi-asserted-by":"publisher","unstructured":"Muhammed, A.K., Rudolph, P., Gohringer, D., Hubner, M.: Dynamic and partial reconfiguration of Zynq 7000 under Linux. In: 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013 (2013). doi: 10.1109\/ReConFig.2013.6732279","DOI":"10.1109\/ReConFig.2013.6732279"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T06:30:23Z","timestamp":1568961023000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}