{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:33:22Z","timestamp":1767339202961},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_21","type":"book-chapter","created":{"date-parts":[[2017,3,30]],"date-time":"2017-03-30T02:35:09Z","timestamp":1490841309000},"page":"241-252","source":"Crossref","is-referenced-by-count":6,"title":["A Quantitative Analysis of the Memory Architecture of FPGA-SoCs"],"prefix":"10.1007","author":[{"given":"Matthias","family":"G\u00f6bel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Elhossini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi Ching","family":"Chi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauricio","family":"Alvarez-Mesa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Fu, H., Clapp, R.: Eliminating the memory bottleneck: an FPGA-based solution for 3D reverse time migration. In: 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, USA (2011)","DOI":"10.1145\/1950413.1950429"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Naylor, M., Fox, P., Markettos, A., Moore, S.: Managing the FPGA memory wall: custom computing or vector processing? In: 23rd International Conference on Field Programmable Logic and Applications (FPL), Porto, Portugal (2013)","DOI":"10.1109\/FPL.2013.6645538"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Dobai, R., Sekanina, L.: Image filter evolution on the Xilinx Zynq platform. In: NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), Turin, Italy (2013)","DOI":"10.1109\/AHS.2013.6604241"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Ishikawa, S., Tanaka, A., Miyazaki, T.: Hardware accelerator for BLAST. In: 6th IEEE International Symposium on Embedded Multicore SoCs (MCSoC), Aizu-Wakamatsu, Japan (2012)","DOI":"10.1109\/MCSoC.2012.22"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Sadri, M., Weis, C., Wehn, N., Benini, L.: Energy and performance exploration of accelerator coherency port Using Xilinx Zynq. In: ACM 10th FPGAWorld Conference, Copenhagen, Denmark, Stockholm, Sweden (2013)","DOI":"10.1145\/2513683.2513688"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Sklyarov, V., Skliarova, I., Silva, J., Sudnitson, A.: Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip. In: 2015 Euromicro Conference on Digital System Design (DSD), Funchal, Portugal (2015)","DOI":"10.1109\/DSD.2015.45"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Tahghighi, M., Sinha, S., Zhang, W.: Analytical delay model for CPU-FPGA data paths in programmable system-on-chip FPGA. In: 12th International Symposium on Applied Reconfigurable Computing (ARC), Mangaratiba, Brazil (2016)","DOI":"10.1007\/978-3-319-30481-6_13"},{"key":"21_CR8","unstructured":"Zynq-7000 All Programmable SoC Technical Reference Manual by Xilinx. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug585-Zynq-7000-TRM.pdf"},{"key":"21_CR9","unstructured":"Altera\u2019s User-Customizable ARM-based SoCs by Altera. http:\/\/www.altera.com\/literature\/br\/br-soc-fpga.pdf"},{"issue":"12","key":"21_CR10","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"G Sullivan","year":"2012","unstructured":"Sullivan, G., Ohm, J.-R., Han, W.-J., Wiegand, T.: Overview of the High Efficiency Video Coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649\u20131668 (2012)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"21_CR11","unstructured":"7 Series FPGAs Memory Interface Solutions User Guide by Xilinx"},{"key":"21_CR12","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1109\/TCSVT.2014.2364413","volume":"25","author":"CC Chi","year":"2014","unstructured":"Chi, C.C., Alvarez-Mesa, M., Bross, B., Juurlink, B., Schierl, T.: SIMD acceleration for HEVC decoding. IEEE Trans. Circuits Syst. Video Technol. 25, 841\u2013855 (2014)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T13:48:19Z","timestamp":1498398499000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}