{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T12:08:24Z","timestamp":1725883704603},"publisher-location":"Cham","reference-count":34,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_26","type":"book-chapter","created":{"date-parts":[[2017,3,29]],"date-time":"2017-03-29T22:35:09Z","timestamp":1490826909000},"page":"299-310","source":"Crossref","is-referenced-by-count":3,"title":["dfesnippets: An Open-Source Library for Dataflow Acceleration on FPGAs"],"prefix":"10.1007","author":[{"given":"Paul","family":"Grigoras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavel","family":"Burovskiy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Arram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Niu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kit","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyi","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"issue":"2","key":"26_CR1","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1049\/ip-cdt:20045086","volume":"152","author":"TJ Todman","year":"2005","unstructured":"Todman, T.J., Constantinides, G.A., Wilton, S.J., Mencer, O., Luk, W., Cheung, P.Y.: Reconfigurable computing: architectures and design methods. IEE Proc.-Comput. Digit. Tech. 152(2), 193\u2013207 (2005)","journal-title":"IEE Proc.-Comput. Digit. Tech."},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"Jones, D.H., Powell, A., Bouganis, C., Cheung, P.Y.: GPU versus FPGA for high productivity computing. In: Proceedings of the FPL, pp. 119\u2013124 (2010)","DOI":"10.1109\/FPL.2010.32"},{"key":"26_CR3","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1007\/978-1-4020-8588-8_6","volume-title":"High-Level Synthesis","author":"Z Zhang","year":"2008","unstructured":"Zhang, Z., Fan, Y., Jiang, W., Han, G., Yang, C., Cong, J.: AutoPilot: a platform-based ESL synthesis system. In: Coussy, P., Morawiec, A. (eds.) High-Level Synthesis, pp. 99\u2013112. Springer, Heidelberg (2008)"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Anderson, J.H., Brown, S., Czajkowski, T.: LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the FPGA, pp. 33\u201336. ACM (2011)","DOI":"10.1145\/1950413.1950423"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Kulkarni, C., Brebner, G., Schelle, G.: Mapping a domain specific language to a platform FPGA. In: Proceedings DAC, pp. 924\u2013927. ACM (2004)","DOI":"10.1145\/996566.996811"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"George, N., Lee, H., Novo, D., Rompf, T., Brown, K.J., Sujeeth, A.K., Odersky, M., Olukotun, K., Ienne, P.: Hardware system synthesis from domain-specific languages. In: Proceedings of the FPL, pp. 1\u20138. IEEE (2014)","DOI":"10.1109\/FPL.2014.6927454"},{"issue":"2","key":"26_CR7","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MDT.2010.141","volume":"28","author":"J Cong","year":"2011","unstructured":"Cong, J., Sarkar, V., Reinman, G., Bui, A.: Customizable domain-specific computing. IEEE Des. Test Comput. 28(2), 6\u201315 (2011)","journal-title":"IEEE Des. Test Comput."},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Burovskiy, P., Luk, W.: CASK: open-source custom architectures for sparse kernels. In: Proceedings of the FPGA, pp. 179\u2013184 (2016)","DOI":"10.1145\/2847263.2847338"},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Burovskiy, P., Hung, E., Luk, W.: Accelerating SpMV on FPGAs by compressing nonzero values. In: Proceedings of the FCCM (2015)","DOI":"10.1109\/FCCM.2015.30"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"Chow, G., Grigoras, P., Burovskiy, P., Luk, W.: An efficient sparse conjugate gradient solver using a benes permutation network. In: Proceedings of the FPL (2014)","DOI":"10.1109\/FPL.2014.6927464"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Burovskiy, P., Grigoras, P., Sherwin, S.J., Luk, W.: Efficient assembly for high order unstructured FEM meshes. In: Proceedings of the FPL (2015)","DOI":"10.1109\/FPL.2015.7293749"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Niu, X., Coutinho, J., Luk, W., Bower, J., Pell, O.: Aspect driven compilation for dataflow designs. In: Proceedings of the ASAP (2013)","DOI":"10.1109\/ASAP.2013.6567545"},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Tottenham, M., Niu, X., Coutinho, J.G.F., Luk, W.: Elastic management of reconfigurable accelerators. In: Proceedings of the ISPA, pp. 174\u2013181. IEEE (2014)","DOI":"10.1109\/ISPA.2014.31"},{"key":"26_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1007\/978-3-319-05960-0_36","volume-title":"Reconfigurable Computing: Architectures, Tools, and Applications","author":"JGF Coutinho","year":"2014","unstructured":"Coutinho, J.G.F., Pell, O., O\u2019Neill, E., Sanders, P., McGlone, J., Grigoras, P., Luk, W., Ragusa, C.: HARNESS project: managing heterogeneous computing resources for a cloud platform. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds.) ARC 2014. LNCS, vol. 8405, pp. 324\u2013329. Springer, Heidelberg (2014). doi: 10.1007\/978-3-319-05960-0_36"},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"Arram, J., Pflanzer, M., Kaplan, T., Luk, W.: FPGA acceleration of reference-based compression for genomic data. In: Proceedings of the ICFPT, pp. 9\u201316. IEEE (2015)","DOI":"10.1109\/FPT.2015.7393126"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Arram, J., Luk, W., Jiang, P.: Ramethy: reconfigurable acceleration of bisulfite sequence alignment. In: Proceedings of the FPGA, pp. 250\u2013259. ACM (2015)","DOI":"10.1145\/2684746.2689066"},{"key":"26_CR17","doi-asserted-by":"crossref","unstructured":"Burovskiy, P., Girdlestone, S., Davies, C., Sherwin, S., Luk, W.: Dataflow acceleration of Krylov subspace sparse banded problems. In: Proceedings of the FPL, pp. 1\u20136. IEEE (2014)","DOI":"10.1109\/FPL.2014.6927453"},{"key":"26_CR18","doi-asserted-by":"crossref","unstructured":"Grigoras, P., Burovskiy, P., Luk, W., Sherwin, S.: Optimising sparse matrix vector multiplication for large scale FEM problems on FPGA. In: Proceedings of the FPL, pp. 1\u20139. EPFL (2016)","DOI":"10.1109\/FPL.2016.7577352"},{"key":"26_CR19","doi-asserted-by":"crossref","unstructured":"Xie, J., Niu, X., Lau, A.K., Tsia, K.K., So, H.K.: Accelerated cell imaging and classification on FPGAS for quantitative-phase asymmetric-detection time-stretch optical microscopy. In: Proceedings of the ICFPT, pp. 1\u20138. IEEE (2015)","DOI":"10.1109\/FPT.2015.7393123"},{"key":"26_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/978-3-642-36812-7_2","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"J Arram","year":"2013","unstructured":"Arram, J., Tsoi, K.H., Luk, W., Jiang, P.: Hardware acceleration of genetic sequence alignment. In: Brisk, P., Figueiredo Coutinho, J.G., Diniz, P.C. (eds.) ARC 2013. LNCS, vol. 7806, pp. 13\u201324. Springer, Heidelberg (2013). doi: 10.1007\/978-3-642-36812-7_2"},{"key":"26_CR21","doi-asserted-by":"crossref","unstructured":"Lindtjrn, O., Clapp, R.G., Pell, O., Mencer, O., Flynn, M.J.: Surviving the end of scaling of traditional micro processors in HPC. In: IEEE HOT CHIPS 22 (2010)","DOI":"10.1109\/HOTCHIPS.2010.7480067"},{"issue":"4","key":"26_CR22","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1145\/2082156.2082172","volume":"39","author":"O Pell","year":"2011","unstructured":"Pell, O., Mencer, O.: Surviving the end of frequency scaling with reconfigurable dataflow computing. SIGARCH Comput. Archit. News 39(4), 60\u201365 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"26_CR23","doi-asserted-by":"crossref","unstructured":"Morris, G.R., Zhuo, L., Prasanna, V.K.: High-performance FPGA-based general reduction methods. In: Proceedings of the FCCM, pp. 323\u2013324 (2005)","DOI":"10.1109\/FCCM.2005.42"},{"key":"26_CR24","unstructured":"Zhuo, L., Morris, G.R., Prasanna, V.K.: Designing scalable FPGA-based reduction circuits using pipelined floating-point cores. In: Proceedings of the ISPDP (2005)"},{"issue":"3","key":"26_CR25","first-page":"21","volume":"9","author":"D Wilson","year":"2016","unstructured":"Wilson, D., Stitt, G.: The unified accumulator architecture: a configurable, portable, and extensible floating-point accumulator. Trans. Reconfigurable Technol. Syst. (TRETS) 9(3), 21 (2016)","journal-title":"Trans. Reconfigurable Technol. Syst. (TRETS)"},{"issue":"10","key":"26_CR26","first-page":"1377","volume":"18","author":"L Zhuo","year":"2007","unstructured":"Zhuo, L., Morris, G.R., Prasanna, V.K.: High-performance reduction circuits using deeply pipelined operators on FPGAs. IEEE Trans. PDS 18(10), 1377\u20131392 (2007)","journal-title":"IEEE Trans. PDS"},{"key":"26_CR27","unstructured":"Ferragina, P., Manzini, G.: An experimental study of an opportunistic index. In: Proceedings of the Twelfth Annual ACM-SIAM Symposium on Discrete Algorithms, pp. 269\u2013278. Society for Industrial and Applied Mathematics (2001)"},{"issue":"4","key":"26_CR28","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1038\/nmeth.1923","volume":"9","author":"B Langmead","year":"2012","unstructured":"Langmead, B., Salzberg, S.L.: Fast gapped-read alignment with Bowtie 2. Nat. Methods 9(4), 357\u2013359 (2012)","journal-title":"Nat. Methods"},{"issue":"3","key":"26_CR29","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1101\/gr.126953.111","volume":"22","author":"JT Simpson","year":"2012","unstructured":"Simpson, J.T., Durbin, R.: Efficient de novo assembly of large genomes using compressed data structures. Genome Res. 22(3), 549\u2013556 (2012)","journal-title":"Genome Res."},{"issue":"1","key":"26_CR30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1186\/s12859-014-0430-y","volume":"16","author":"Y Zhang","year":"2015","unstructured":"Zhang, Y., Li, L., Yang, Y., Yang, X., He, S., Zhu, Z.: Light-weight reference-based compression of FASTQ data. BMC Bioinform. 16(1), 1 (2015)","journal-title":"BMC Bioinform."},{"key":"26_CR31","unstructured":"Burrows, M., Wheeler, D.J.: A Block-sorting Lossless Data Compression Algorithm (1994)"},{"issue":"5","key":"26_CR32","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1137\/0222058","volume":"22","author":"U Manber","year":"1993","unstructured":"Manber, U., Myers, G.: Suffix arrays: a new method for on-line string searches. SIAM J. Comput. 22(5), 935\u2013948 (1993)","journal-title":"SIAM J. Comput."},{"key":"26_CR33","volume-title":"The Finite Difference Method in Partial Differential Equations","author":"AR Mitchell","year":"1980","unstructured":"Mitchell, A.R., Griffiths, D.F.: The Finite Difference Method in Partial Differential Equations. Wiley, Hoboken (1980)"},{"issue":"1","key":"26_CR34","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1007\/s11265-006-0014-9","volume":"47","author":"DB Thomas","year":"2007","unstructured":"Thomas, D.B., Luk, W.: High quality uniform random number generation using LUT optimised state-transition matrices. Vlsi Sig. Process. 47(1), 77\u201392 (2007)","journal-title":"Vlsi Sig. Process."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T09:48:19Z","timestamp":1498384099000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}