{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:20:26Z","timestamp":1763457626482},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_4","type":"book-chapter","created":{"date-parts":[[2017,3,29]],"date-time":"2017-03-29T22:35:09Z","timestamp":1490826909000},"page":"36-43","source":"Crossref","is-referenced-by-count":4,"title":["VLIW-Based FPGA Computation Fabric with Streaming Memory Hierarchy for Medical Imaging Applications"],"prefix":"10.1007","author":[{"given":"Joost","family":"Hoozemans","sequence":"first","affiliation":[]},{"given":"Rolf","family":"Heij","sequence":"additional","affiliation":[]},{"given":"Jeroen","family":"van Straten","sequence":"additional","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Hoozemans, J., Wong, S., Al-Ars, Z.: Using VLIW softcore processors for image processing applications. In: 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 315\u2013318. IEEE (2015)","DOI":"10.1109\/SAMOS.2015.7363691"},{"issue":"3","key":"4_CR2","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/TBCAS.2011.2166962","volume":"6","author":"D Stevens","year":"2012","unstructured":"Stevens, D., Chouliaras, V., Azorin-Peris, V., Zheng, J., Echiadis, A., Hu, S.: BioThreads: a novel VLIW-based chip multiprocessor for accelerating biomedical image processing applications. IEEE Trans. Biomed. Circuits Syst. 6(3), 257\u2013268 (2012)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Nowatzki, T., Gangadhan, V., Sankaralingam, K., Wright, G.: Pushing the limits of accelerator efficiency while retaining programmability. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 27\u201339. IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446051"},{"issue":"3","key":"4_CR4","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2015.42","volume":"35","author":"A Putnam","year":"2015","unstructured":"Putnam, A., Caulfield, A.M., Chung, E.S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G.P., Gray, J., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. IEEE Micro 35(3), 10\u201322 (2015)","journal-title":"IEEE Micro"},{"key":"4_CR5","unstructured":"Ovtcharov, K., Ruwase, O., Kim, J.-Y., Fowers, J., Strauss, K., Chung, E.S.: Accelerating deep convolutional neural networks using specialized hardware. Microsoft Research Whitepaper, vol. 2 (2015)"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Russo, L.M., Pedrino, E.C., Kato, E., Roda, V.O.: Image convolution processing: a GPU versus FPGA comparison. In: 2012 VIII Southern Conference on Programmable Logic, pp. 1\u20136, March 2012","DOI":"10.1109\/SPL.2012.6211783"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Wang, P., McAllister, J., Wu, Y.: Soft-core stream processing on FPGA: an FFT case study. In: 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, pp. 2756\u20132760, May 2013","DOI":"10.1109\/ICASSP.2013.6638158"},{"key":"4_CR8","doi-asserted-by":"crossref","first-page":"2262","DOI":"10.1109\/TVLSI.2015.2504871","volume":"24","author":"P Wang","year":"2016","unstructured":"Wang, P., McAllister, J.: Streaming elements for FPGA signal and image processing accelerators. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24, 2262\u20132274 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Bardak, B., Siddiqui, F.M., Kelly, C., Woods, R.: Dataflow toolset for soft-core processors on FPGA for image processing applications. In: 2014 48th Asilomar Conference on Signals, Systems and Computers, pp. 1445\u20131449, November 2014","DOI":"10.1109\/ACSSC.2014.7094701"},{"key":"4_CR10","unstructured":"Wong, S., Anjam, F.: The Delft reconfigurable VLIW processor. In: Proceedings of 17th International Conference on Advanced Computing and Communications, (Bangalore, India), pp. 244\u2013251, December 2009"},{"key":"4_CR11","unstructured":"Fisher, J.A., Faraboschi, P., Young, C.: Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools. Morgan Kaufmann Publishers, San Francisco (2005). 500 Sansome Street, Suite 400, 94111"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T09:48:18Z","timestamp":1498384098000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}