{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T12:08:15Z","timestamp":1725883695554},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_6","type":"book-chapter","created":{"date-parts":[[2017,3,29]],"date-time":"2017-03-29T22:35:09Z","timestamp":1490826909000},"page":"60-71","source":"Crossref","is-referenced-by-count":2,"title":["Rapid Development of Gzip with MaxJ"],"prefix":"10.1007","author":[{"given":"Nils","family":"Voss","sequence":"first","affiliation":[]},{"given":"Tobias","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Oskar","family":"Mencer","sequence":"additional","affiliation":[]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"6_CR1","unstructured":"Martin, A., Jamsek, D., Agarwal, K.: FPGA-based application acceleration: case study with GZIP compression\/decompression stream engine. In: International Conference on Computer-Aided Design (ICCAD), November 2013"},{"key":"6_CR2","unstructured":"Altera: OpenCL for Altera FPGAs: Accelerating Performance and Design Productivity (2012). http:\/\/www.altera.com\/products\/software\/opencl\/opencl-index.html"},{"key":"6_CR3","unstructured":"OpenSPL (2015). http:\/\/www.openspl.org"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Abdelfattah, M.S., Hagiescu, A., Singh, D.: Gzip on a chip: high performance lossless data compression on FPGAs using OpenCL. In: International Workshop on OpenCL ACM, pp. 1\u20139 (2014)","DOI":"10.1145\/2664666.2664670"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Rashid, R., Steffan, J.G., Betz, V.: Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS. In: Field-Programmable Technology (FPT). IEEE, pp. 20\u201327 (2014)","DOI":"10.1109\/FPT.2014.7082748"},{"key":"6_CR6","unstructured":"Vivado HLS. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/ug1197-vivado-high-level-productivity.pdf . Accessed 18 Nov 2015"},{"key":"6_CR7","unstructured":"Xilinx: The Xilinx SDAccel Development Environment (2014). http:\/\/www.xilinx.com\/publications\/prod_mktg\/sdx\/sdaccel-backgrounder.pdf"},{"key":"6_CR8","unstructured":"Liquid Metal (2015). www.research.ibm.com\/liquidmetal\/"},{"key":"6_CR9","unstructured":"Catapult C (2015). http:\/\/calypto.com\/en\/products\/catapult\/overview\/"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a Scala embedded language. In: Design Automation Conference (DAC). ACM, pp. 1216\u20131225 (2012)","DOI":"10.1145\/2228360.2228584"},{"issue":"3","key":"6_CR11","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J.E., Gohara, D., Shi, G.: OpenCL: a parallel programming standard for heterogeneous computing systems. Comput. Sci. Eng. 12(3), 66\u201373 (2010)","journal-title":"Comput. Sci. Eng."},{"key":"6_CR12","unstructured":"Gzip (2015). http:\/\/www.gzip.org"},{"key":"6_CR13","unstructured":"Deutsch, P.: Gzip file format specification version 4.3 (1996). http:\/\/tools.ietf.org\/html\/rfc1952"},{"key":"6_CR14","unstructured":"Deutsch, P.: RFC 1951 deflate compressed data format specification version 1.3 (1996). http:\/\/tools.ietf.org\/html\/rfc1951"},{"issue":"3","key":"6_CR15","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","volume":"23","author":"J Ziv","year":"1977","unstructured":"Ziv, J., Lempel, A.: A universal algorithm for sequential data compression. IEEE Trans. Inf. Theory 23(3), 337\u2013343 (1977)","journal-title":"IEEE Trans. Inf. Theory"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Huffman, D.A.: A method for the construction of minimum-redundancy codes. In: Proceedings of IRE, vol. 40, no. 9, pp. 1098\u20131101 (1952)","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"6_CR17","unstructured":"Gopal, V., Guilford, J., Feghali, W., Ozturk, E., Wolrich, G.: High Performance DEFLATE Compression on Intel Architecture Processors (2011). http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-deflate-compression-paper.pdf"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Fowers, J., Kim, J.-Y., Burger, D., Hauck, S.: A scalable high-bandwidth architecture for lossless compression on FPGAs. In: 23rd IEEE International Symposium on Field-Programmable Custom Computing Machines, pp. 52\u201359 (2015)","DOI":"10.1109\/FCCM.2015.46"},{"key":"6_CR19","unstructured":"AHA 378 (2015). http:\/\/www.aha.com\/data-compression\/"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Huang, W.-J., Saxena, N., McCluskey, E.J.: A reliable LZ data compressor on reconfigurable coprocessors. In: Symposium on Field-Programmable Custom Computing Machines. IEEE, pp. 249\u2013258 (2000)","DOI":"10.1109\/FPGA.2000.903412"},{"issue":"4","key":"6_CR21","doi-asserted-by":"crossref","first-page":"489","DOI":"10.1109\/92.931226","volume":"9","author":"SA Hwang","year":"2001","unstructured":"Hwang, S.A., Wu, C.-W.: Unified VLSI systolic array design for LZ data compression. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(4), 489\u2013499 (2001)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"6_CR22","unstructured":"Calgary Corpus (2015). http:\/\/corpus.canterbury.ac.nz\/descriptions\/#calgary"},{"issue":"12","key":"6_CR23","first-page":"2689","volume":"E83\u2013A","author":"K Sadakane","year":"2000","unstructured":"Sadakane, K., Imai, H.: Improving the speed of LZ77 compression by hashing and suffix sorting. IEICE Trans. Fundam. Electr. Commun. Comput. Sci. E83\u2013A(12), 2689\u20132698 (2000)","journal-title":"IEICE Trans. Fundam. Electr. Commun. Comput. Sci."},{"key":"6_CR24","unstructured":"Ndu, G., Navaridas, J., Lujan, M.: Towards a benchmark suite for OpenCL FPGA accelerators. In: Proceedings of 3rd International Workshop on OpenCL (IWOCL 2015), NY, USA, Article 10"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T09:48:19Z","timestamp":1498384099000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}