{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:59Z","timestamp":1750220219401,"version":"3.41.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319562575"},{"type":"electronic","value":"9783319562582"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-56258-2_9","type":"book-chapter","created":{"date-parts":[[2017,3,30]],"date-time":"2017-03-30T02:35:09Z","timestamp":1490841309000},"page":"93-105","source":"Crossref","is-referenced-by-count":6,"title":["Soft Timing Closure for Soft Programmable Logic Cores: The ARGen Approach"],"prefix":"10.1007","author":[{"given":"Th\u00e9otime","family":"Bollengier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lo\u00efc","family":"Lagadec","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamad","family":"Najem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Christophe","family":"Le Lann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Guilloux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,31]]},"reference":[{"key":"9_CR1","unstructured":"Menta - embedded Programmable Logic. http:\/\/www.menta-efpga.com"},{"key":"9_CR2","unstructured":"Nanoxplore. http:\/\/www.nanoxplore.com"},{"key":"9_CR3","unstructured":"ADICSYS - eFPGA (embedded FPGA) IP. http:\/\/www.adicsys.com"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Bradley, P., Dwarakanath, K.N., Levin, P., Memmi, G., Miller, D.: In: Sentovich, E. (ed.) Proceedings of DAC 2006, pp. 7\u201312. ACM (2006)","DOI":"10.1145\/1146909.1146916"},{"issue":"2","key":"9_CR5","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1109\/JSSC.2004.841038","volume":"40","author":"SJ Wilton","year":"2005","unstructured":"Wilton, S.J., Kafafi, N., Wu, J.C., Bozman, K.A., Aken\u2019Ova, V.O., Saleh, R.: Design considerations for soft embedded programmable logic cores. IEEE J. Solid-State Circ. 40(2), 485\u2013497 (2005)","journal-title":"IEEE J. Solid-State Circ."},{"key":"9_CR6","unstructured":"Kuon, I., Egier, A., Rose, J.: Design, layout and verification of an FPGA using automated tools. In: Schmit, H., Wilton, S.J.E. (eds.) FPGA 2005, pp. 215\u2013226. ACM (2005). http:\/\/doi.acm.org\/10.1145\/1046192.1046220"},{"key":"9_CR7","series-title":"Lecture Notes in Electrical Engineering","volume-title":"Dynamic System Reconfiguration in Heterogeneous Platforms","year":"2009","unstructured":"Voros, N., Rosti, A., H\u00fcbner, M. (eds.): Dynamic System Reconfiguration in Heterogeneous Platforms. LNEE, vol. 40. Springer, Heidelberg (2009)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Kafafi, N., Bozman, K., Wilton, S.J.: Architectures and algorithms for synthesizable embedded programmable logic cores. In: Proceedings of the 2003 ACM\/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, pp. 3\u201311. ACM (2003)","DOI":"10.1145\/611817.611820"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Ova, V.A., Lemieux, G., Saleh, R.: An improved \u201csoft\u201d eFPGA design and implementation strategy. In: Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, CICC 2005, pp. 179\u2013182. IEEE (2005). http:\/\/dx.doi.org\/10.1109\/CICC.2005.1568636","DOI":"10.1109\/CICC.2005.1568636"},{"key":"9_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"V Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: a new packing, placement and routing tool for FPGA research. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds.) FPL 1997. LNCS, vol. 1304, pp. 213\u2013222. Springer, Heidelberg (1997). doi: 10.1007\/3-540-63465-7_226"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Wiersema, T., Bockhorn, A., Platzner, M.: Embedding FPGA overlays into configurable systems-on-chip: ReconOS meets ZUMA. In: 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136, December 2014","DOI":"10.1109\/ReConFig.2014.7032514"},{"key":"9_CR12","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica 6, 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"9_CR13","unstructured":"University of California Berkeley. (1992) Berkeley logic interchange format(blif). http:\/\/vlsi.colorado.edu\/~vis\/blif.ps"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Jamieson, P., Kent, K.B., Gharibian, F., Shannon, L.: Odin 2 - an open-source verilog hdl synthesis tool for CAD research. In: FCCM 2010 (2010)","DOI":"10.1109\/FCCM.2010.31"},{"key":"9_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","volume-title":"Computer Aided Verification","author":"R Brayton","year":"2010","unstructured":"Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 24\u201340. Springer, Heidelberg (2010). doi: 10.1007\/978-3-642-14295-6_5"},{"issue":"1","key":"9_CR16","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"WC Elmore","year":"1948","unstructured":"Elmore, W.C.: The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19(1), 55\u201363 (1948)","journal-title":"J. Appl. Phys."},{"key":"9_CR17","unstructured":"Sidhu, R., Prasanna, V.K.: Fast regular expression matching using FPGAs. In: FCCM, ser. FCCM 2001, pp. 227\u2013238. IEEE Computer Society (2001)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-56258-2_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:24:33Z","timestamp":1750188273000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-56258-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319562575","9783319562582"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-56258-2_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}