{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:57:47Z","timestamp":1743148667093,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319571409"},{"type":"electronic","value":"9783319571416"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-57141-6_40","type":"book-chapter","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T10:14:00Z","timestamp":1491560040000},"page":"367-378","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Design in Formal Verification Corresponding to Mixed Signals by Differential Learning"],"prefix":"10.1007","author":[{"given":"D. S.","family":"Vidhya","sequence":"first","affiliation":[]},{"given":"Manjunath","family":"Ramachandra","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,4,8]]},"reference":[{"key":"40_CR1","unstructured":"Traub, J.F.J.: Formal Verification of Concurrent Embedded Software. BoD \u2013 Books on Demand (2016)"},{"key":"40_CR2","volume-title":"Formal Verification of Simulink\/Stateflow Diagrams: A Deductive Approach","author":"N Zhan","year":"2016","unstructured":"Zhan, N., Wang, S., Zhao, H.: Formal Verification of Simulink\/Stateflow Diagrams: A Deductive Approach. Springer, Heidelberg (2016)"},{"key":"40_CR3","volume-title":"Formal Equivalence Checking and Design Debugging","author":"S-Y Huang","year":"2012","unstructured":"Huang, S.-Y., Cheng, K.-T.: Formal Equivalence Checking and Design Debugging. Springer Science & Business Media, New York (2012)"},{"key":"40_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79815-3","volume-title":"Digital System Verification: A Combined Formal Methods and Simulation Framework","author":"L Li","year":"2010","unstructured":"Li, L., Thornton, M.A.: Digital System Verification: A Combined Formal Methods and Simulation Framework. Morgan & Claypool Publishers, San Rafael (2010)"},{"key":"40_CR5","volume-title":"EDA for IC System Design, Verification, and Testing","author":"L Scheffer","year":"2016","unstructured":"Scheffer, L., Lavagno, L., Martin, G.: EDA for IC System Design, Verification, and Testing. CRC Press, Boca Raton (2016)"},{"key":"40_CR6","volume-title":"Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL","author":"M-M Louerat","year":"2014","unstructured":"Louerat, M.-M., Maehne, T.: Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL. Springer, Heidelberg (2014)"},{"key":"40_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-6600-1","volume-title":"The Power of Assertions in SystemVerilog","author":"E Cerny","year":"2010","unstructured":"Cerny, E., Dudani, S., Havlicek, J., Korchemny, D.: The Power of Assertions in SystemVerilog. Springer, Heidelberg (2010)"},{"key":"40_CR8","unstructured":"Verification with Model Checking. https:\/\/github.com\/johnyf\/tool_lists\/blob\/master\/verification_synthesis.md . Accessed 12 Jan 2017"},{"key":"40_CR9","unstructured":"VLSI Professional Network. http:\/\/vlsi.pro\/formal-verification-an-overview\/ . Accessed 12 Jan 2017"},{"key":"40_CR10","unstructured":"Bailey, B., Balarin, F., McNamara, M.: TLM-driven Design and Verification Methodology (2010). Lulu.com"},{"key":"40_CR11","volume-title":"ESL Models and their Application: Electronic System Level Design and Verification in Practice","author":"B Bailey","year":"2009","unstructured":"Bailey, B., Martin, G.: ESL Models and their Application: Electronic System Level Design and Verification in Practice. Springer, New York (2009)"},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"Almeida, J.B., et al.: An overview of formal methods tools and techniques. In: Rigorous Software Development. Undergraduate Topics in Computer Science, pp. 15\u201344. Springer, London (2011)","DOI":"10.1007\/978-0-85729-018-2_2"},{"key":"40_CR13","volume-title":"Deductive Verification of Object-oriented Software: Dynamic Frames, Dynamic Logic and Predicate Abstraction","author":"B Weib","year":"2011","unstructured":"Weib, B.: Deductive Verification of Object-oriented Software: Dynamic Frames, Dynamic Logic and Predicate Abstraction. KIT Scientific Publishing, Karlsruhe (2011)"},{"key":"40_CR14","volume-title":"Automated Theorem Proving in Software Engineering","author":"JM Schumann","year":"2013","unstructured":"Schumann, J.M.: Automated Theorem Proving in Software Engineering. Springer, Heidelberg (2013)"},{"issue":"5","key":"40_CR15","doi-asserted-by":"crossref","first-page":"904","DOI":"10.1109\/JPROC.2016.2519247","volume":"104","author":"I Saha","year":"2016","unstructured":"Saha, I., Roy, S., Ramesh, S.: Formal verification of fault-tolerant startup algorithms for time-triggered architectures: a survey. Proc. IEEE 104(5), 904\u2013922 (2016)","journal-title":"Proc. IEEE"},{"issue":"9","key":"40_CR16","first-page":"1956","volume":"11","author":"Q Alam","year":"2016","unstructured":"Alam, Q., et al.: Formal verification of the xDAuth protocol. IEEE Trans. Inf. Forensics Secur. 11(9), 1956\u20131969 (2016)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"1","key":"40_CR17","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/TR.2015.2452931","volume":"65","author":"R Calinescu","year":"2016","unstructured":"Calinescu, R., Ghezzi, C., Johnson, K., Pezze, M., Rafiq, Y., Tamburrelli, G.: Formal verification with confidence intervals to establish quality of service properties of software systems. IEEE Trans. Reliab. 65(1), 107\u2013125 (2016)","journal-title":"IEEE Trans. Reliab."},{"issue":"2","key":"40_CR18","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/THMS.2015.2421511","volume":"46","author":"JC Campos","year":"2016","unstructured":"Campos, J.C., Sousa, M., Alves, M.C.B., Harrison, M.D.: Formal verification of a space system\u2019s user interface with the IVY workbench. IEEE Trans. Human-Machine Syst. 46(2), 303\u2013316 (2016)","journal-title":"IEEE Trans. Human-Machine Syst."},{"issue":"6","key":"40_CR19","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/TLA.2016.7555268","volume":"14","author":"F Cifuentes","year":"2016","unstructured":"Cifuentes, F., Bustos Jimenez, J., Simmonds, J.: Formal verification of distributed system using an executable C model. IEEE Lat. Am. Trans. 14(6), 2874\u20132878 (2016)","journal-title":"IEEE Lat. Am. Trans."},{"issue":"2","key":"40_CR20","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/THMS.2015.2425139","volume":"46","author":"M Webster","year":"2016","unstructured":"Webster, M., et al.: Toward reliable autonomous robotic assistants through formal verification: a case study. IEEE Trans. Human-Machine Syst. 46(2), 186\u2013196 (2016)","journal-title":"IEEE Trans. Human-Machine Syst."},{"issue":"11","key":"40_CR21","first-page":"10","volume":"109","author":"DS Vidhya","year":"2015","unstructured":"Vidhya, D.S., Manjunath, R.: Research trends in formal verification process for analog and mixed signal design. Int. J. Comput. Appl. 109(11), 10\u201315 (2015)","journal-title":"Int. J. Comput. Appl."},{"issue":"11","key":"40_CR22","doi-asserted-by":"crossref","first-page":"1928","DOI":"10.1109\/TCAD.2016.2525798","volume":"35","author":"A Ain","year":"2016","unstructured":"Ain, A., Bruto da Costa, A.A., Dasgupta, P.: Feature indented assertions for analog and mixed-signal validation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11), 1928\u20131941 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"40_CR23","first-page":"44","volume":"32","author":"BC Lim","year":"2015","unstructured":"Lim, B.C., Jang, J.E., Mao, J., Kim, J., Horowitz, M.: Digital analog design: enabling mixed-signal system validation. IEEE Des. Test 32(1), 44\u201352 (2015)","journal-title":"IEEE Des. Test"},{"issue":"7","key":"40_CR24","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/TCAD.2013.2245941","volume":"32","author":"L Yin","year":"2013","unstructured":"Yin, L., Deng, Y., Li, P.: Simulation-assisted formal verification of nonlinear mixed-signal circuits with Bayesian inference guidance. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(7), 977\u2013990 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"40_CR25","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TCAD.2010.2097450","volume":"30","author":"S Little","year":"2011","unstructured":"Little, S., Walter, D., Myers, C., Thacker, R., Batchu, S., Yoneda, T.: Verification of analog\/mixed-signal circuits using labeled hybrid petri nets. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 617\u2013630 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"40_CR26","first-page":"65","volume":"1","author":"R Manjunath","year":"2010","unstructured":"Manjunath, R., Vasudev, S., Udupa, N.: Differential learning algorithm for artificial neural networks. Int. J. Comput. Appl. 1(1), 65\u201370 (2010)","journal-title":"Int. J. Comput. Appl."},{"key":"40_CR27","unstructured":"Manjunath, R., Gurumurthy, K.S.: System design using differentially fed artificial neural networks. In: TENCON 2002 (2002)"}],"container-title":["Advances in Intelligent Systems and Computing","Software Engineering Trends and Techniques in Intelligent Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-57141-6_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,27]],"date-time":"2022-07-27T08:41:16Z","timestamp":1658911276000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-57141-6_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319571409","9783319571416"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-57141-6_40","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2017]]}}}