{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:49:16Z","timestamp":1742914156252,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319572635"},{"type":"electronic","value":"9783319572642"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-57264-2_7","type":"book-chapter","created":{"date-parts":[[2017,4,6]],"date-time":"2017-04-06T23:01:15Z","timestamp":1491519675000},"page":"70-81","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Processor in Memory with RISC-modified Memory-Centric Architecture"],"prefix":"10.1007","author":[{"given":"Danijela","family":"Efnusheva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aristotel","family":"Tentov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,4,7]]},"reference":[{"key":"7_CR1","volume-title":"Computer Organization and Design: The Hardware\/Software Interface","author":"DA Patterson","year":"2014","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design: The Hardware\/Software Interface. Elsevier, USA (2014)"},{"issue":"1","key":"7_CR2","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Archit. News 23(1), 20\u201324 (1995)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"7_CR3","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"2012","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann, USA (2012)"},{"issue":"5","key":"7_CR4","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S Borkar","year":"2011","unstructured":"Borkar, S., Chien, A.A.: The future of microprocessors. Commun. ACM 54(5), 67\u201377 (2011)","journal-title":"Commun. ACM"},{"key":"7_CR5","unstructured":"Intel Corporation: New Microarchitecture for 4th Gen. Intel Core Processor Platforms. Product Brief (2013)"},{"key":"7_CR6","unstructured":"Carvalho, C.: The gap between processor and memory speeds. In: ICCA 2002, Portugal (2002)"},{"key":"7_CR7","unstructured":"Machanick, P.: Approaches to addressing the memory wall. Technical report. University of Queensland Brisbane, Australia (2002)"},{"key":"7_CR8","unstructured":"Smotherman, M.: Understanding EPIC architectures and implementations. In: ACM Southeast Conference, Atlanta (2002)"},{"key":"7_CR9","unstructured":"Jakimovska, D., et al.: Modern processor architectures overview. In: XVIII ICEST Conference, Bulgaria, pp. 239\u2013242 (2012)"},{"key":"7_CR10","first-page":"387","volume":"23","author":"R Eigenmann","year":"1998","unstructured":"Eigenmann, R., et al.: Von Neumann computers. Wiley Encyclopedia Electr. Electron. Eng. 23, 387\u2013400 (1998)","journal-title":"Wiley Encyclopedia Electr. Electron. Eng."},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Saulsbury, A., Pong, F., Nowatzyk, A.: Missing the memory wall: the case for processor\/memory integration. In: 23rd International Symposium on Computer Architecture, USA (1996)","DOI":"10.1145\/232973.232984"},{"key":"7_CR12","unstructured":"Suresh, P.: PERL - a register-less processor. Ph.D. Thesis. Indian Institute of Technology, Kanpur (2004)"},{"key":"7_CR13","unstructured":"Wang, P.: Designing scratchpad memory architecture with emerging STT-RAM memory technologies. In: IEEE International Symposium on Circuits and Systems (2013)"},{"key":"7_CR14","unstructured":"Cojocaru, C.: Computational RAM: implementation and bit-parallel architecture. Master Thesis. Carletorn University, Ottawa (1995)"},{"key":"7_CR15","unstructured":"Tsubota, H., et al.: The M32R\/D, a 32b RISC microprocessor with 16Mb embedded DRAM. Technical report (1996)"},{"issue":"1","key":"7_CR16","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/s11265-005-4939-1","volume":"40","author":"J Draper","year":"2005","unstructured":"Draper, J., et al.: A prototype processing-in-memory (PIM) chip for the data-intensive architecture (DIVA) system. J. VLSI Sig. Process. Syst. 40(1), 73\u201384 (2005)","journal-title":"J. VLSI Sig. Process. Syst."},{"issue":"4","key":"7_CR17","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/2.375174","volume":"28","author":"M Gokhale","year":"1995","unstructured":"Gokhale, M., Holmes, B., Jobst, K.: Processing in memory: the Terasys massively parallel PIM array. IEEE Comput. J. 28(4), 23\u201331 (1995)","journal-title":"IEEE Comput. J."},{"key":"7_CR18","unstructured":"Gebis, J., et al.: VIRAM1: a mediaoriented vector processor with embedded DRAM. In: 41st Design Automation Student Design Contest, San Diego (2004)"},{"key":"7_CR19","unstructured":"Murakami, K., Shirakawa, S., Miyajima, H.: Parallel processing RAM chip with 256 Mb DRAM and quad processors. In: Solid-State Circuits Conference (1997)"},{"key":"7_CR20","doi-asserted-by":"publisher","first-page":"1001","DOI":"10.1016\/S1383-7621(98)00048-4","volume":"45","author":"S Kaxiras","year":"1999","unstructured":"Kaxiras, S., Burger, D., Goodman, R.: DataScalar: a memory-centric approach to computing. J. Syst. Archit. 45, 1001\u20131022 (1999)","journal-title":"J. Syst. Archit."},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Oskin, M., Chong, F.T., Sherwood, T.: Active pages a computation model for intelligent memory. In: 25th Annual International Symposium on Computer Architecture, pp. 192\u2013203 (1998)","DOI":"10.1145\/279361.279387"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Azarkhish, E., Rossi, D., Loi, I., Benini, L.: Design and evaluation of a processing-in-memory architecture for the smart memory cube. In: 29th International Conference Architecture of Computing Systems, Germany (2016)","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"7_CR23","unstructured":"Moore\u2019s Law is dead - long live Moore\u2019s Law. IEEE Spectr. Mag. (2015)"},{"key":"7_CR24","unstructured":"Bakshi, A., et al.: Memory latency: to tolerate or to reduce? In: 12th Symposium on Computer Architecture and High Performance Computing (2000)"},{"key":"7_CR25","unstructured":"Li, S., et al.: Performance impacts of non-blocking caches in out-of-order processors. Technical paper (2011)"},{"key":"7_CR26","unstructured":"Hewlett Packard Labs: The Machine: The future of technology. Technical Paper (2016)"},{"key":"7_CR27","doi-asserted-by":"crossref","unstructured":"Vollmar, K., Sanderson, P.: MARS: an education-oriented MIPS assembly language simulator. In: 37th SIGCSE Technical Symposium on Computer Science Education, USA (2007)","DOI":"10.1145\/1121341.1121415"}],"container-title":["Advances in Intelligent Systems and Computing","Cybernetics and Mathematics Applications in Intelligent Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-57264-2_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T14:05:25Z","timestamp":1558447525000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-57264-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319572635","9783319572642"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-57264-2_7","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"7 April 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CSOC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Computer Science On-line Conference","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Prague","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Czech Republic","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 April 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 April 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"csolc2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.openpublish.eu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}