{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:26Z","timestamp":1750220846325,"version":"3.41.0"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319577074"},{"type":"electronic","value":"9783319577081"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-57708-1_3","type":"book-chapter","created":{"date-parts":[[2017,4,20]],"date-time":"2017-04-20T12:03:37Z","timestamp":1492689817000},"page":"32-51","source":"Crossref","is-referenced-by-count":0,"title":["Instant-Based and State-Based Analysis of Infinite Logical Clock"],"prefix":"10.1007","author":[{"given":"Qingguo","family":"Xu","sequence":"first","affiliation":[]},{"given":"Huaikou","family":"Miao","sequence":"additional","affiliation":[]},{"given":"Robert","family":"de Simone","sequence":"additional","affiliation":[]},{"given":"Julien","family":"DeAntoni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,4,21]]},"reference":[{"key":"3_CR1","unstructured":"OMG: UML Profile for MARTE v1.0. Object Management Group, November 2009 edn., 2009 formal\/2009-11-02 (2009)"},{"key":"3_CR2","doi-asserted-by":"publisher","unstructured":"Andr\u00e9, C., Mallet, F., Simone, R.D.: Modeling time(s). In: Presented at the Proceedings of the 10th International Conference on Model Driven Engineering Languages and Systems, Nashville, TN (2007)","DOI":"10.1007\/978-3-540-75209-7_38"},{"key":"3_CR3","unstructured":"Andr\u00e9, C.: Syntax and semantics of the clock constraint specification language (CCSL). Inria I3S Sophia Antipolis, 15 June 2009"},{"key":"3_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1007\/978-3-642-30561-0_4","volume-title":"Objects, Models, Components, Patterns","author":"J DeAntoni","year":"2012","unstructured":"DeAntoni, J., Mallet, F.: TimeSquare: treat your models with logical time. In: Furia, Carlo A., Nanz, S. (eds.) TOOLS 2012. LNCS, vol. 7304, pp. 34\u201341. Springer, Heidelberg (2012). doi: 10.1007\/978-3-642-30561-0_4"},{"key":"3_CR5","unstructured":"Mallet, F., Millo, J.-V., Romenska, Y.: State-based representation of CCSL operators, 19 July 2013"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le Guernic, P., de Simone, R.: The synchronous languages 12 years later. Proc. IEEE 91, 64\u201383 (2003)","journal-title":"Proc. IEEE"},{"key":"3_CR7","volume-title":"Logical Time @ Work for the Modeling and Analysis of Embedded Systems","author":"F Mallet","year":"2011","unstructured":"Mallet, F.: Logical Time @ Work for the Modeling and Analysis of Embedded Systems. LAP LAMBERT Academic Publishing, Saarbr\u00fccken (2011)"},{"key":"3_CR8","unstructured":"Xu, Q., De Simone, R., Deantoni, J.: Logical clock constraint specification in PVS. Inria Sophia Antipolis, 25 June 2015"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Ling, Y., Jing, L., Zuohua, D., Mallet, F., de Simone, R.: Schedulability analysis with CCSL specifications. In: 2013 20th Asia-Pacific Software Engineering Conference (APSEC 2013), pp. 414\u2013421 (2013)","DOI":"10.1109\/APSEC.2013.62"},{"key":"3_CR10","unstructured":"Andr\u00e9, C., Mallet, F.: Combining CCSL and Esterel to specify and verify time requirements. Research report (2009)"},{"key":"3_CR11","unstructured":"Andr\u00e9, C.: Verification of clock constraints: CCSL observers in Esterel. Research report, February 2010"},{"key":"3_CR12","unstructured":"Feiler, P.H., Hansson, J.: Flow latency analysis with the architecture analysis and design language (AADL). CMU technical note CMU\/SEI-2007-TN-010 (2007)"},{"key":"3_CR13","unstructured":"Mallet, F., Andre, C.: UML\/MARTE CCSL. Signal and Petri nets (2008)"},{"key":"3_CR14","doi-asserted-by":"publisher","unstructured":"Gascon, R., Mallet, F., DeAntoni, J.: Logical time and temporal logics: comparing UML MARTE\/CCSL and PSL. In: 2011 Eighteenth International Symposium on Temporal Representation and Reasoning (TIME), pp. 141\u2013148 (2011)","DOI":"10.1109\/TIME.2011.10"},{"key":"3_CR15","doi-asserted-by":"publisher","unstructured":"Mallet, F., Millo, J.-V.: Boundness issues in CCSL specifications. In: ICFEM 2013 - 15th International Conference on Formal Engineering Methods, pp. 20\u201335 (2013)","DOI":"10.1007\/978-3-642-41202-8_3"},{"key":"3_CR16","unstructured":"Mallet, F., Millo, J.-V., De Simone, R.: Safe CCSL specifications and marked graphs. In: MEMOCODE - 11th IEEE\/ACM International Conference on Formal Methods and Models for Codesign, pp. 157\u2013166 (2013)"},{"key":"3_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1007\/978-3-319-47677-3_2","volume-title":"Dependable Software Engineering: Theories, Tools, and Applications","author":"Q Xu","year":"2016","unstructured":"Xu, Q., Simone, R., DeAntoni, J.: Divergence detection for CCSL specification via clock causality chain. In: Fr\u00e4nzle, M., Kapur, D., Zhan, N. (eds.) SETTA 2016. LNCS, vol. 9984, pp. 18\u201337. Springer, Cham (2016). doi: 10.1007\/978-3-319-47677-3_2"},{"key":"3_CR18","unstructured":"Zaretska, I., Zholtkevych, G., Zholtkevych, G., Mallet, F.: Clocks model for specification and analysis of timing in real-time embedded systems. In: ICTERI 2013, pp. 475\u2013489 (2013)"}],"container-title":["Lecture Notes in Computer Science","Structured Object-Oriented Formal Language and Method"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-57708-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:02Z","timestamp":1750202582000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-57708-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319577074","9783319577081"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-57708-1_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}