{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T12:51:55Z","timestamp":1725886315662},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319579719"},{"type":"electronic","value":"9783319579726"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-57972-6_7","type":"book-chapter","created":{"date-parts":[[2017,4,27]],"date-time":"2017-04-27T21:54:05Z","timestamp":1493330045000},"page":"91-103","source":"Crossref","is-referenced-by-count":1,"title":["Design of a Task-Parallel Version of ILUPACK for Graphics Processors"],"prefix":"10.1007","author":[{"given":"Jos\u00e9 I.","family":"Aliaga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ernesto","family":"Dufrechou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pablo","family":"Ezzatti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrique S.","family":"Quintana-Ort\u00ed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,4,29]]},"reference":[{"key":"7_CR1","doi-asserted-by":"publisher","unstructured":"Aliaga, J.I., Bollh\u00f6fer, M., Dufrechou, E., Ezzatti, P., Quintana-Ort\u00ed, E.S.: Leveraging data-parallelism in ILUPACK using graphics processors. In: 2014 IEEE 13th International Symposium on Parallel and Distributed Computing, pp. 119\u2013126. IEEE (2014)","DOI":"10.1109\/ISPDC.2014.19"},{"key":"7_CR2","first-page":"287","volume":"38","author":"JI Aliaga","year":"2007","unstructured":"Aliaga, J.I., Bollh\u00f6fer, M., Mart\u00edn, A.F., Quintana-Ort\u00ed, E.S.: Parallelization of multilevel preconditioners constructed from inverse-based ILUs on shared-memory multiprocessors. Parallel Comput. Archit. Algorithms Appl. 38, 287\u2013294 (2007)","journal-title":"Parallel Comput. Archit. Algorithms Appl."},{"key":"7_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"314","DOI":"10.1007\/978-3-540-92859-1_28","volume-title":"High Performance Computing for Computational Science - VECPAR 2008","author":"JI Aliaga","year":"2008","unstructured":"Aliaga, J.I., Bollh\u00f6fer, M., Mart\u00edn, A.F., Quintana-Ort\u00ed, E.S.: Design, tuning and evaluation of parallel multilevel ILU preconditioners. In: Palma, J.M.L.M., Amestoy, P.R., Dayd\u00e9, M., Mattoso, M., Lopes, J.C. (eds.) VECPAR 2008. LNCS, vol. 5336, pp. 314\u2013327. Springer, Heidelberg (2008). doi:\n10.1007\/978-3-540-92859-1_28"},{"issue":"3","key":"7_CR4","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/j.parco.2010.11.002","volume":"37","author":"JI Aliaga","year":"2011","unstructured":"Aliaga, J.I., Bollh\u00f6fer, M., Mart\u00edn, A.F., Quintana-Ort\u00ed, E.S.: Exploiting thread-level parallelism in the iterative solution of sparse linear systems. Parallel Comput. 37(3), 183\u2013202 (2011)","journal-title":"Parallel Comput."},{"key":"7_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1007\/978-3-642-28151-8_16","volume-title":"Applied Parallel and Scientific Computing","author":"JI Aliaga","year":"2012","unstructured":"Aliaga, J.I., Bollh\u00f6fer, M., Mart\u00edn, A.F., Quintana-Ort\u00ed, E.S.: Parallelization of multilevel ILU preconditioners on distributed-memory multiprocessors. In: J\u00f3nasson, K. (ed.) PARA 2010. LNCS, vol. 7133, pp. 162\u2013172. Springer, Heidelberg (2012). doi:\n10.1007\/978-3-642-28151-8_16"},{"key":"7_CR6","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611971538","volume-title":"Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods","author":"R Barrett","year":"1994","unstructured":"Barrett, R., Berry, M.W., Chan, T.F., Demmel, J., Donato, J., Dongarra, J., Eijkhout, V., Pozo, R., Romine, C., Van der Vorst, H.: Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods, vol. 43. SIAM, New Delhi (1994)"},{"issue":"4","key":"7_CR7","doi-asserted-by":"publisher","first-page":"24:1","DOI":"10.1145\/2331130.2331132","volume":"38","author":"T George","year":"2012","unstructured":"George, T., Gupta, A., Sarin, V.: An empirical analysis of the performance of preconditioners for SPD systems. ACM Trans. Math. Softw. 38(4), 24:1\u201324:30 (2012)","journal-title":"ACM Trans. Math. Softw."},{"key":"7_CR8","volume-title":"Programming Massively Parallel Processors: A Hands-on Approach","author":"DB Kirk","year":"2012","unstructured":"Kirk, D.B., Hwu, W.W.: Programming Massively Parallel Processors: A Hands-on Approach. Newnes, Boston (2012)"},{"key":"7_CR9","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003","volume-title":"Iterative Methods for Sparse Linear Systems","author":"Y Saad","year":"2003","unstructured":"Saad, Y.: Iterative Methods for Sparse Linear Systems, 2nd edn. SIAM Publications, New Delhi (2003)","edition":"2"},{"issue":"2","key":"7_CR10","doi-asserted-by":"publisher","first-page":"939","DOI":"10.1137\/070707233","volume":"31","author":"O Schenk","year":"2009","unstructured":"Schenk, O., W\u00e4chter, A., Weiser, M.: Inertia-revealing preconditioning for large-scale nonconvex constrained optimization. SIAM J. Sci. Comput. 31(2), 939\u2013960 (2009)","journal-title":"SIAM J. Sci. Comput."},{"key":"7_CR11","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1137\/070707002","volume":"50","author":"O Schenk","year":"2008","unstructured":"Schenk, O., Bollh\u00f6fer, M., R\u00f6mer, R.A.: On large scale diagonalization techniques for the anderson model of localization. SIAM Rev. 50, 91\u2013112 (2008)","journal-title":"SIAM Rev."}],"container-title":["Communications in Computer and Information Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-57972-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,4,27]],"date-time":"2017-04-27T21:56:16Z","timestamp":1493330176000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-57972-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319579719","9783319579726"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-57972-6_7","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]}}}