{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:59Z","timestamp":1750308239044,"version":"3.41.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319591049"},{"type":"electronic","value":"9783319591056"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59105-6_45","type":"book-chapter","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T07:45:06Z","timestamp":1494920706000},"page":"526-535","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis Method of Finite State Machines Based on State Minimization for Low Power Design"],"prefix":"10.1007","author":[{"given":"Adam","family":"Klimowicz","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,5,17]]},"reference":[{"key":"45_CR1","unstructured":"Hallbauer, G.: Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits. In: Proceedings of the International IFAC Symposium on Discrete Systems, Riga, Pergamons, pp. 272\u2013282 (1974)"},{"key":"45_CR2","unstructured":"Lee, E.B., Perkowski, M.: Concurrent minimization and state assignment of finite state machines. In: Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, Minneapolis. IEEE Computer Society (1984)"},{"key":"45_CR3","doi-asserted-by":"crossref","unstructured":"Avedillo, M.J., Quintana, J.M., Huertas, J.L.: SMAS: a program for concurrent state reduction and state assignment of finite state machines. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1781\u20131784. IEEE, Singapore (1991)","DOI":"10.1109\/ISCAS.1991.176749"},{"issue":"3","key":"45_CR4","first-page":"259","volume":"30","author":"L Benini","year":"1995","unstructured":"Benini, L., De Micheli, G.: State assignment for low power dissipation. IEEE J. SolidState Circuits 30(3), 259\u2013268 (1995)","journal-title":"IEEE J. SolidState Circuits"},{"issue":"45","key":"45_CR5","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1049\/ip-cdt:20010666","volume":"148","author":"S Chattopadhyay","year":"2001","unstructured":"Chattopadhyay, S.: Low power state assignment and flipflop selection for finite state machine synthesis - a genetic algorithmic approach. IEE Proc. Comput. Digital Techn. 148(45), 147\u2013151 (2001)","journal-title":"IEE Proc. Comput. Digital Techn."},{"key":"45_CR6","doi-asserted-by":"crossref","unstructured":"Koegst, M., Franke, G., Feske, K.: State assignment for FSM low power design. In: Proceedings of Conference on European Design Automation, Geneva, pp. 28\u201333 (2003)","DOI":"10.1109\/EURDAC.1996.558052"},{"issue":"1","key":"45_CR7","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1016\/j.compeleceng.2006.06.001","volume":"33","author":"S G\u00f6ren","year":"2007","unstructured":"G\u00f6ren, S., Ferguson, F.: On state reduction of incompletely specified finite state machines. Comput. Electr. Eng. 33(1), 58\u201369 (2007)","journal-title":"Comput. Electr. Eng."},{"issue":"4","key":"45_CR8","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1049\/ip-cdt:20020431","volume":"149","author":"Y Xia","year":"2002","unstructured":"Xia, Y., Almaini, A.E.A.: Genetic algorithm based state assignment for power and area optimization. IEE Proc. Comput. Digital Techn. 149(4), 128\u2013133 (2002)","journal-title":"IEE Proc. Comput. Digital Techn."},{"key":"45_CR9","unstructured":"Aiman, M., Sadiq, S.M., Nawaz, K.F.: Finite state machine state assignment for area and power minimization. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 5303\u20135306. IEEE Computer Society (2006)"},{"key":"45_CR10","doi-asserted-by":"crossref","unstructured":"Lindholm, C.: High frequency and low power semi-synchronous PFM state machine. In: Proceedings of the IEEE International Symposium on Digital Object Identifier, pp. 1868\u20131871. IEEE Computer Society (2011)","DOI":"10.1109\/ISCAS.2011.5937951"},{"key":"45_CR11","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1016\/j.vlsi.2004.08.004","volume":"38","author":"W-T Shiue","year":"2005","unstructured":"Shiue, W.-T.: Novel state minimization and state assignment in finite state machine design for low-power portable devices. Integr. VLSI J. 38, 549\u2013570 (2005)","journal-title":"Integr. VLSI J."},{"issue":"1","key":"45_CR12","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1134\/S1064230714010067","volume":"53","author":"TN Grzes","year":"2014","unstructured":"Grzes, T.N., Solov\u2019ev, V.V.: Sequential algorithm for low-power encoding internal states of finite state machines. J. Comput. Syst. Sci. Int. 53(1), 92\u201399 (2014)","journal-title":"J. Comput. Syst. Sci. Int."},{"issue":"3","key":"45_CR13","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1134\/S106423071303009X","volume":"52","author":"A Klimowicz","year":"2013","unstructured":"Klimowicz, A., Solov\u2019ev, V.V.: Minimization of incompletely specified Mealy finite-state machines by merging two internal states. J. Comput. Syst. Sci. Int. 52(3), 400\u2013409 (2013)","journal-title":"J. Comput. Syst. Sci. Int."},{"key":"45_CR14","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/92.406998","volume":"3","author":"C-Y Tsui","year":"1995","unstructured":"Tsui, C.-Y., Monteiro, J., Devadas, S., Despain, A.M., Lin, B.: Power estimation methods for sequential logic circuits. IEEE Trans. VLSI Syst. 3, 404\u2013416 (1995)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"45_CR15","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide, version 3.0. Technical report, North Carolina, Microelectronics Center of North Carolina (1991)"},{"key":"45_CR16","first-page":"167","volume":"13","author":"J-K Rho","year":"1994","unstructured":"Rho, J.-K., Hachtel, G., Somenzi, F., Jacoby, R.: Exact and heuristic algorithms for the minimization of incompletely specified state machines. IEEE Trans. Comput.-Aided Des. 13, 167\u2013177 (1994)","journal-title":"Comput.-Aided Des."}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59105-6_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:39:58Z","timestamp":1750264798000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-59105-6_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319591049","9783319591056"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59105-6_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"17 May 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Computer Information Systems and Industrial Management","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bialystok","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 June 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 June 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisim2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/wi.pb.edu.pl\/cisim2017\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}