{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:59Z","timestamp":1750308239523,"version":"3.41.0"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319591049"},{"type":"electronic","value":"9783319591056"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59105-6_48","type":"book-chapter","created":{"date-parts":[[2017,5,16]],"date-time":"2017-05-16T07:45:06Z","timestamp":1494920706000},"page":"557-568","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Designing Moore FSM with Transformation of State Codes"],"prefix":"10.1007","author":[{"given":"Kamil","family":"Mielcarek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Barkalov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larisa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,17]]},"reference":[{"key":"48_CR1","unstructured":"Altera: http:\/\/www.altera.com. Accessed Jan 2016"},{"key":"48_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6","volume-title":"Logic Synthesis of Control Automata","author":"S Baranov","year":"1994","unstructured":"Baranov, S.: Logic Synthesis of Control Automata. Kluwer Academic Publishers, Boston (1994)"},{"key":"48_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04309-3","volume-title":"Logic Synthesis for FSM-Based Control Units","author":"A Barkalov","year":"2009","unstructured":"Barkalov, A., Titarenko, L.: Logic Synthesis for FSM-Based Control Units. Springer, Berlin (2009)"},{"issue":"2","key":"48_CR4","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1007\/s10559-012-9410-2","volume":"48","author":"A Barkalov","year":"2012","unstructured":"Barkalov, A., Titarenko, L., Barkalov, A.: Structural decomposition as a tool for the optimization of an FPGA-based implementation of a mealy FSM. Cybern. Syst. Anal. 48(2), 313\u2013322 (2012)","journal-title":"Cybern. Syst. Anal."},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Barkalov, A., Titarenko, L., Ko\u0142opie\u0144czyk, M.: EMB-based design of Mealy FSM. In: 12th IFAC Conference on Programmable Devices and Embedded Systems, Velk\u00e9 Karlovice, Czechy, pp. 215\u2013220 (2013)","DOI":"10.3182\/20130925-3-CZ-3023.00012"},{"key":"48_CR6","series-title":"Studies in Systems, Decision and Control","volume-title":"Logic synthesis for FPGA-based Finite State Machines","author":"A Barkalov","year":"2015","unstructured":"Barkalov, A., Titarenko, L., Ko\u0142opie\u0144czyk, M., Mielcarek, K., Bazyd\u0142o, G.: Logic synthesis for FPGA-based Finite State Machines. Studies in Systems, Decision and Control, vol. 38. Springer International Publishing, Cham (2015). http:\/\/link.springer.com\/book\/10.1007\/978-3-319-24202-6"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"Cong, J., Yan, K.: Synthesis for FPGAs with embedded memory blocks. In: Proceedings of the 2000 ACM\/SIGDA 8th International Symposium on FPGAs, pp. 75\u201382 (2000)","DOI":"10.1145\/329166.329183"},{"issue":"1","key":"48_CR8","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/j.micpro.2011.06.004","volume":"36","author":"R Czerwinski","year":"2012","unstructured":"Czerwinski, R., Kania, D.: Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess. Microsyst. 36(1), 45\u201361 (2012). http:\/\/dx.doi.org\/10.1016\/j.micpro.2011.06.004","journal-title":"Microprocess. Microsyst."},{"key":"48_CR9","doi-asserted-by":"crossref","unstructured":"Garcia-Vargas, I., Senhadji-Navarro, R., Jim\u00e9nez-Moreno, G., Civit-Balcells, A., Guerra-Gutierrez, P.: ROM-based finite state machine implementation in low cost FPGAs. In: IEEE International Symposium on Industrial Electronics ISIE 2007, pp. 2342\u20132347. IEEE (2007)","DOI":"10.1109\/ISIE.2007.4374972"},{"key":"48_CR10","volume-title":"Digital Systems Design with FPGAs and CPLDs","author":"I Grout","year":"2008","unstructured":"Grout, I.: Digital Systems Design with FPGAs and CPLDs. Elsevier Science, Oxford (2008)"},{"key":"48_CR11","unstructured":"LGSynth93: International Workshop on logic synthesis benchmark suite (LGSynth93). TAR, Benchmarks test (1993). http:\/\/www.cbl.ncsu.edu:16080\/benchmarks\/LGSynth93\/LGSynth93.tar"},{"key":"48_CR12","volume-title":"Synthesis and Optimization of Digital Circuits","author":"GD Micheli","year":"1994","unstructured":"Micheli, G.D.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)"},{"key":"48_CR13","unstructured":"Nowicka, M., \u0141uba, T., Rawski, M.: FPGA-based decomposition of Boolean functions. Algorithms and implementation. In: Proceedings of Sixth International Conference on Advanced Computer Systems, pp. 502\u2013509 (1999)"},{"issue":"6\u20137","key":"48_CR14","first-page":"423","volume":"51","author":"M Rawski","year":"2005","unstructured":"Rawski, M., Selvaraj, H., \u0141uba, T.: An application of functional decomposition in ROM-based FSM implementation in FPGA devices. J. Syst. Archit. 51(6\u20137), 423\u2013434 (2005)","journal-title":"J. Syst. Archit."},{"key":"48_CR15","series-title":"LNEE","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-642-17545-9_5","volume-title":"Design of Digital Systems and Devices","author":"M Rawski","year":"2011","unstructured":"Rawski, M., Tomaszewicz, P., Borowski, G., \u0141uba, T.: Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks on FPGAs. In: Adamski, M., Barkalov, A., W\u0119grzyn, M. (eds.) Design of Digital Systems and Devices. LNEE, vol. 79, pp. 121\u2013144. Springer, Berlin (2011)"},{"key":"48_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8","volume-title":"Functional Decomposition with Application to FPGA Synthesis","author":"C Scholl","year":"2001","unstructured":"Scholl, C.: Functional Decomposition with Application to FPGA Synthesis. Kluwer Academic Publishers, Boston (2001)"},{"key":"48_CR17","unstructured":"Sentowich, E., Singh, K., Lavango, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Bryton, R.K., Sangiovanni-Vincentelli, A.L.: SIS: a system for sequential circuit synthesis. Technical report, University of California, Berkely (1992)"},{"key":"48_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1007\/3-540-44614-1_76","volume-title":"Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing","author":"V Sklyarov","year":"2000","unstructured":"Sklyarov, V.: Synthesis and implementation of RAM-based finite state machines in FPGAs. In: Hartenstein, R.W., Gr\u00fcnbacher, H. (eds.) FPL 2000. LNCS, vol. 1896, pp. 718\u2013727. Springer, Heidelberg (2000). doi:10.1007\/3-540-44614-1_76"},{"key":"48_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1007\/3-540-45716-X_36","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"G Sutter","year":"2002","unstructured":"Sutter, G., Todorovich, E., Lopez-Buedo, S., Boemo, E.: Low-power FSMs in FPGA: encoding alternatives. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 363\u2013370. Springer, Heidelberg (2002). doi:10.1007\/3-540-45716-X_36"},{"key":"48_CR20","doi-asserted-by":"crossref","unstructured":"Tiwari, A., Tomko, K.: Saving power by mapping finite-state machines into embedded memory blocks in FPGAs. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol. 2, pp. 916\u2013921. IEEE Computer Society (2004)","DOI":"10.1109\/DATE.2004.1269007"},{"key":"48_CR21","unstructured":"Xilinx: http:\/\/www.xilinx.com. Accessed Jan 2016"}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59105-6_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:40:02Z","timestamp":1750264802000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-59105-6_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319591049","9783319591056"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59105-6_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"17 May 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Computer Information Systems and Industrial Management","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bialystok","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 June 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 June 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisim2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/wi.pb.edu.pl\/cisim2017\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}