{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T12:15:27Z","timestamp":1780056927432,"version":"3.54.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319599359","type":"print"},{"value":"9783319599366","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59936-6_13","type":"book-chapter","created":{"date-parts":[[2017,5,24]],"date-time":"2017-05-24T11:12:32Z","timestamp":1495624352000},"page":"162-175","source":"Crossref","is-referenced-by-count":2,"title":["Test Pattern Generation Effort Evaluation of Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Abhoy","family":"Kole","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kamalika","family":"Datta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Indranil","family":"Sengupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,5,25]]},"reference":[{"issue":"6","key":"13_CR1","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/TCAD.2013.2244643","volume":"32","author":"M Amy","year":"2013","unstructured":"Amy, M., Maslov, D., Mosca, M., Roetteler, M.: A meet-in-the-middle algorithm for fast synthesis of depth-optimal quantum circuits. IEEE Trans. CAD 32(6), 818\u2013830 (2013)","journal-title":"IEEE Trans. CAD"},{"issue":"6","key":"13_CR2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"13_CR3","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1038\/nature10872","volume":"483","author":"A Berut","year":"2012","unstructured":"Berut, A., Arakelyan, A., Petrosyan, A., Ciliberto, S., Dillenschneider, R., Lutz, E.: Experimental verification of Landauer\u2019s principle linking information and thermodynamics. Nature 483, 187\u2013189 (2012)","journal-title":"Nature"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Drechsler, R., Wille, R.: From truth tables to programming languages: progress in the design of reversible circuits. In: International Symposium on Multi-valued Logic (2011)","DOI":"10.1109\/ISMVL.2011.40"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Hayes, J.P., Polian, I., Becker, B.: Testing for missing-gate faults in reversible circuits. In: Asian Test Symposium, pp. 100\u2013105 (2004)","DOI":"10.1109\/ATS.2004.84"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Kole, D.K., Rahaman, H., Das, D.K., Bhattacharya, B.B.: Derivation of automatic test set for detection of missing gate faults in reversible circuits. In: International Symposium on Electronic System Design (ISED), pp. 200\u2013205, December 2011","DOI":"10.1109\/ISED.2011.69"},{"issue":"2","key":"13_CR7","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.compeleceng.2012.11.016","volume":"39","author":"DK Kole","year":"2013","unstructured":"Kole, D.K., Rahaman, H., Das, D.K., Bhattacharya, B.B.: Derivation of test set for detecting multiple missing-gate faults in reversible circuits. Comput. Electr. Eng. 39(2), 225\u2013236 (2013)","journal-title":"Comput. Electr. Eng."},{"issue":"3","key":"13_CR8","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Sasanian, Z.: Elementary quantum gate realizations for multiple-control Toffolli gates. In: International Symposium on Multi-valued Logic (2011)","DOI":"10.1109\/ISMVL.2011.54"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Mondal, J., Das, D.K., Kole, D.K., Rahaman, H.: A design for testability technique for quantum reversible circuits. In: East-West Design & Test Symposium (EWDTS 2013) (2012)","DOI":"10.1109\/EWDTS.2013.6673147"},{"key":"13_CR11","volume-title":"Quantum Computation and Quantum Information","author":"M Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, New York (2000)"},{"issue":"8","key":"13_CR12","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/TCAD.2004.831576","volume":"23","author":"KN Patel","year":"2004","unstructured":"Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. IEEE Trans. CAD 23(8), 1220\u20131230 (2004)","journal-title":"IEEE Trans. CAD"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Polian, F., T., Becker, B., Hayes, J.P.: A family of logical fault models for reversible circuits. In: Asian Test Symposium, pp. 422\u2013427 (2004)","DOI":"10.1109\/ATS.2005.9"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits - a survey. ACM Comput. Surv. 45(2), 21:1\u201321:34 (2013)","DOI":"10.1145\/2431211.2431220"},{"key":"13_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-642-29517-1_6","volume-title":"Reversible Computation","author":"M Soeken","year":"2012","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: RevKit: an open source toolkit for the design of reversible circuits. In: Vos, A., Wille, R. (eds.) RC 2011. LNCS, vol. 7165, pp. 64\u201376. Springer, Heidelberg (2012). doi: 10.1007\/978-3-642-29517-1_6"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Wille, R., Grosse, D., Teuber, L., Dueck, G.W., Drechsler, R.: Revlib: an online resource for reversible functions and reversible circuits. In: International Symposium on Multi-valued Logic, pp. 220\u2013225, May 2008","DOI":"10.1109\/ISMVL.2008.43"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Wille, R., Zhang, H., Drechsler, R.: ATPG for reversible circuits using simulation, Boolean satisfiability, and pseudo Boolean optimization. In: IEEE Annual Symposium on VLSI, pp. 120\u2013125, July 2011","DOI":"10.1109\/ISVLSI.2011.77"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, H., Frehse, S., Wille, R., Drechsler, R.: Determining minimal testsets for reversible circuits using Boolean satisfiability. In: AFRICON, pp. 1\u20136 (2011)","DOI":"10.1109\/AFRCON.2011.6072128"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Zhang, H., Wille, R., Drechsler, R.: SAT-based ATPG for reversible circuits. In: International Design and Test Workshop, pp. 149\u2013154, December 2010","DOI":"10.1109\/IDT.2010.5724428"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59936-6_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T21:04:08Z","timestamp":1569359048000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-59936-6_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319599359","9783319599366"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59936-6_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}