{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T09:38:20Z","timestamp":1771234700737,"version":"3.50.1"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319599359","type":"print"},{"value":"9783319599366","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59936-6_14","type":"book-chapter","created":{"date-parts":[[2017,5,24]],"date-time":"2017-05-24T11:12:32Z","timestamp":1495624352000},"page":"176-182","source":"Crossref","is-referenced-by-count":5,"title":["Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Anmol Prakash","family":"Surhonne","sequence":"first","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,5,25]]},"reference":[{"key":"14_CR1","volume-title":"Quantum Computation and Quantum Information","author":"M Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, New York (2000)"},{"key":"14_CR2","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1038\/nature10872","volume":"483","author":"A Berut","year":"2012","unstructured":"Berut, A., Arakelyan, A., Petrosyan, A., Ciliberto, S., Dillenschneider, R., Lutz, E.: Experimental verification of landauer\u2019s principle linking information and thermodynamics. Nature 483, 187\u2013189 (2012)","journal-title":"Nature"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R., Osewold, C., Garcia-Ortiz, A.: Automatic design of low-power encoders using reversible circuit synthesis. In: Design, Automation and Test in Europe, pp. 1036\u20131041 (2012)","DOI":"10.1109\/DATE.2012.6176648"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Zulehner, A., Wille, R.: Taking one-to-one mappings for granted: advanced logic design of encoder circuits. In: Design, Automation & Test in Europe (2017)","DOI":"10.23919\/DATE.2017.7927101"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Amar\u00fa, L., Gaillardon, P.-E., Wille, R., De Micheli, G.: Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking. In: Proceedings of the Conference on Design, Automation & Test in Europe. EDA Consortium, pp. 175\u2013180 (2016)","DOI":"10.3850\/9783981537079_0152"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Drechsler, R., Wille, R.: From truth tables to programming languages: progress in the design of reversible circuits. In: International Symposium on Multi-Valued Logic, pp. 78\u201385 (2011)","DOI":"10.1109\/ISMVL.2011.40"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits - a survey. ACM Comput. Surv. 45(2), 21:1\u201321:34 (2011)","DOI":"10.1145\/2431211.2431220"},{"key":"14_CR8","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1038\/414883a","volume":"414","author":"LMK Vandersypen","year":"2001","unstructured":"Vandersypen, L.M.K., Steffen, M., Breyta, G., Yannoni, C.S., Sherwood, M.H., Chuang, I.L.: Experimental realization of Shor\u2019s quantum factoring algorithm using nuclear magnetic resonance. Nature 414, 883 (2001)","journal-title":"Nature"},{"issue":"1\u20132","key":"14_CR9","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/S0167-9260(02)00051-2","volume":"33","author":"B Desoete","year":"2002","unstructured":"Desoete, B., Vos, A.D.: A reversible carry-look-ahead adder using control gates. INTEGRATION VLSI J. 33(1\u20132), 89\u2013104 (2002)","journal-title":"INTEGRATION VLSI J."},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A family of logical fault models for reversible circuits. In: Asian Test Symposium, pp. 422\u2013427 (2005)","DOI":"10.1109\/ATS.2005.9"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. In: Asian Test Symposium, pp. 410\u2013416 (2003)","DOI":"10.1109\/VTEST.2003.1197682"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Hayes, J.P., Polian, I., Becker, B.: Testing for missing-gate-faults in reversible circuits. In: Asian Test Symposium, pp. 100\u2013105 (2004)","DOI":"10.1109\/ATS.2004.84"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Wille, R., Zhang, H., Drechsler, R.: ATPG for reversible circuits using simulation, Boolean satisfiability, and pseudo Boolean optimization. In: IEEE Computer Society Annual Symposium on VLSI, pp. 120\u2013125 (2011)","DOI":"10.1109\/ISVLSI.2011.77"},{"key":"14_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: Bakker, J., Leeuwen, J. (eds.) ICALP 1980. LNCS, vol. 85, pp. 632\u2013644. Springer, Heidelberg (1980). doi: 10.1007\/3-540-10003-2_104"},{"issue":"8","key":"14_CR15","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"RE Bryant","year":"1986","unstructured":"Bryant, R.E.: Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. 35(8), 677\u2013691 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"14_CR16","unstructured":"Bushnell, M., Agrawal, V.: Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, vol. 17. Springer Science & Business Media, New York (2004)"},{"key":"14_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-642-29517-1_6","volume-title":"Reversible Computation","author":"M Soeken","year":"2012","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: RevKit: an open source toolkit for the design of reversible circuits. In: Vos, A., Wille, R. (eds.) RC 2011. LNCS, vol. 7165, pp. 64\u201376. Springer, Heidelberg (2012). doi: 10.1007\/978-3-642-29517-1_6"},{"key":"14_CR18","unstructured":"Somenzi, F.: Cudd: Cu decision diagram package release 2.4. 2 (2009)"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: Revlib: An online resource for reversible functions and reversible circuits. In: International Symposium on Multi-Valued Logic, pp. 220\u2013225 (2008)","DOI":"10.1109\/ISMVL.2008.43"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59936-6_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T21:04:11Z","timestamp":1569359051000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-59936-6_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319599359","9783319599366"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59936-6_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}