{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T23:38:41Z","timestamp":1767137921785,"version":"build-2238731810"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319599359","type":"print"},{"value":"9783319599366","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59936-6_6","type":"book-chapter","created":{"date-parts":[[2017,5,24]],"date-time":"2017-05-24T11:12:32Z","timestamp":1495624352000},"page":"77-89","source":"Crossref","is-referenced-by-count":1,"title":["Designing Parity Preserving Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Goutam","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chander","family":"Chandak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,25]]},"reference":[{"key":"6_CR1","unstructured":"Azad Khan, M.H.: Design of full-adder with reversible gates. In: International Conference on Computer and Information Technology, pp. 515\u2013519 (2002)"},{"key":"6_CR2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17, 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"6_CR3","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1038\/nature10872","volume":"483","author":"A B\u00e9rut","year":"2012","unstructured":"B\u00e9rut, A., Arakelyan, A., Petrosyan, A., Ciliberto, S., Dillenschneider, R., Lutz, E.: Experimental verification of Landauer\u2019s principle linking information and thermodynamics. Nature 483, 187\u2013189 (2012)","journal-title":"Nature"},{"issue":"24","key":"6_CR4","first-page":"5671","volume":"6","author":"F Dastan","year":"2011","unstructured":"Dastan, F., Haghparast, M.: A novel nanometric fault tolerant reversible divider. Int. J. Phys. Sci. 6(24), 5671\u20135681 (2011)","journal-title":"Int. J. Phys. Sci."},{"key":"6_CR5","unstructured":"https:\/\/github.com\/cchandak\/parity_preserving_rev_ckt"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Golubitsky, O., Falconer, S.M., Maslov, D.: Synthesis of the optimal 4-bit reversible circuits. In: Proceedings of DAC, pp. 653\u2013656 (2010)","DOI":"10.1145\/1837274.1837440"},{"issue":"5","key":"6_CR7","first-page":"703","volume":"28","author":"D Grosse","year":"2009","unstructured":"Grosse, D., Wille, R., Dueck, G.W., Drechsler, R.: Exact multiple-control toffoli network synthesis with SAT techniques. IEEE TCAD 28(5), 703\u2013715 (2009)","journal-title":"IEEE TCAD"},{"issue":"11","key":"6_CR8","first-page":"2317","volume":"25","author":"P Gupta","year":"2006","unstructured":"Gupta, P., Agrawal, A., Jha, N.K.: An algorithm for synthesis of reversible logic circuits. IEEE TCAD 25(11), 2317\u20132330 (2006)","journal-title":"IEEE TCAD"},{"issue":"5","key":"6_CR9","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","volume":"28","author":"D Grosse","year":"2009","unstructured":"Grosse, D., Wille, R., Dueck, G.W., Drechsler, R.: Exact multiple-control tooli network synthesis With SAT techniques. IEEE TCAD 28(5), 703\u2013715 (2009). doi: 10.1109\/TCAD.2009.2017215","journal-title":"IEEE TCAD"},{"issue":"9","key":"6_CR10","first-page":"1652","volume":"25","author":"WNN Hung","year":"2006","unstructured":"Hung, W.N.N., Xiaoyu, S., Guowu, Y., Jin, Y., Perkowski, M.: Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE TCAD 25(9), 1652\u20131663 (2006)","journal-title":"IEEE TCAD"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Islam, M.S., Rahman, M.M., Begum, Z., Hafiz, A., Al Mahmud, A.: Synthesis of fault tolerant reversible logic circuits. In: Proceedings of IEEE Circuits and Systems International Conference on Testing and Diagnosis, pp. 1\u20134 (2009)","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"key":"6_CR12","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5, 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Proceedings of DAC, pp. 318\u2013323 (2003)","DOI":"10.1145\/775832.775915"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Sasanian, Z.: Elementary quantum gate realizations for multiple-control toffolli gates. In: Proceedings of International Symposium on Multiple-Valued Logic, pp. 288\u2013293 (2011)","DOI":"10.1109\/ISMVL.2011.54"},{"key":"6_CR15","unstructured":"Mishchenko, A., Perkowski, M., Fast heuristic minimization of exclusive-sums-of-products. In: Proceedings of the Reed-Muller Workshop, pp. 242\u2013250 (2001)"},{"key":"6_CR16","unstructured":"Maslov, D.: Reversible Benchmarks. http:\/\/webhome.cs.uvic.ca\/~dmaslov , Accessed Jun 2013"},{"issue":"6","key":"6_CR17","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1007\/s10836-013-5399-3","volume":"29","author":"NM Nayeem","year":"2013","unstructured":"Nayeem, N.M., Rice, J.E.: Online testable approaches in reversible logic. J. Electron. Test. 29(6), 763\u2013778 (2013)","journal-title":"J. Electron. Test."},{"key":"6_CR18","doi-asserted-by":"publisher","unstructured":"Nashiry, M.A., Bhaskar, G.G., Rice, J.E.: Online testing for three fault models in reversible circuits. In: Proceedings of ISMVL, pp. 8\u201313 (2011). doi: 10.1109\/ISMVL.2015.36","DOI":"10.1109\/ISMVL.2015.36"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Parhami, B.: Parity-preserving transformations in computer arithmetic. In: Proceeding of SPIE, vol. 4791, pp. 403\u2013411 (2002)","DOI":"10.1117\/12.452059"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Parhami, B.: Fault-tolerant reversible circuits. In: Proceeding of 40th Asilomar Conference Signals, Systems, and Computers, Pacific Grove, CA, pp. 1726\u20131729, October 2006","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Przigoda, N., Dueck, G.W., Wille, R., Drechsler, R.: Fault detection in parity preserving reversible circuits. In: Proceeding of IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), Sapporo, Japan, pp. 44\u201349, 18\u201320 May 2016","DOI":"10.1109\/ISMVL.2016.44"},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A family of logical fault models for reversible circuits. In: Proceedings of Asian Test Symposium, pp. 422\u2013427 (2011)","DOI":"10.1109\/ATS.2005.9"},{"issue":"17","key":"6_CR23","first-page":"2506","volume":"7","author":"X Qi","year":"2012","unstructured":"Qi, X., Chen, F., Zuo, K., Guo, L., Luo, Y., Hu, M.: Design of fast fault tolerant reversible signed multiplier. Int. J. Phys. Sci. 7(17), 2506\u20132514 (2012)","journal-title":"Int. J. Phys. Sci."},{"key":"6_CR24","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits - a survey. In: CoRR abs\/1110.2574, http:\/\/arxiv.org\/abs\/1110.2574 (2011)"},{"issue":"19","key":"6_CR25","first-page":"20","volume":"66","author":"R Saligram","year":"2013","unstructured":"Saligram, R., Hegde, S.S., Kulkarni, S.A., Bhagyalakshmi, H.R., Venkatesha, M.K.: Design of fault tolerant reversible multiplexer based multi-boolean function generator using parity preserving gates. Int. J. Comput. Appl. 66(19), 20\u201324 (2013)","journal-title":"Int. J. Comput. Appl."},{"key":"6_CR26","unstructured":"Saligram, R., Hegde, S.S., Kulkarni, S.A., Bhagyalakshmi, H.R., Venkatesha, M.K.: Design of parity preserving logic based fault tolerant reversible arithmetic logic unit. In: CoRR abs\/1307.3690, http:\/\/arxiv.org\/abs\/1307.3690 (2013)"},{"key":"6_CR27","unstructured":"Syal, N., Sinha, H.P., Sheenu: Comparison of different type parity preserving reversible gates and simple reversible gates. In: International Journal of Research and Innovation in Computer Engineering, vol. 1, issue 1 (2011)"},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: RevKit: a toolkit for reversible circuit design. In: Proceedings of Workshop on Reversible Computation, pp. 64\u201376 (2011)","DOI":"10.1007\/978-3-642-29517-1_6"},{"key":"6_CR29","doi-asserted-by":"publisher","unstructured":"Soeken, M., Wille, R., Hilken, C., Przigoda, N., Drechsler, R.: Synthesis of reversible circuits with minimal lines for large functions. In: Proceedings of ASP-DAC, pp. 85\u201392 (2012). doi: 10.1109\/ASPDAC.2012.6165069","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Soeken, M., Chattopadhyay, A.: Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis. In: Proceedings of the 53rd Annual Design Automation Conference (DAC), Article no. 149, Austin, Texas, 05\u201309 June 2016","DOI":"10.1145\/2897937.2898107"},{"key":"6_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1007\/3-540-45473-X_6","volume-title":"Fast Software Encryption","author":"Y Tarannikov","year":"2002","unstructured":"Tarannikov, Y.: New constructions of resilient boolean functions with maximal nonlinearity. In: Matsui, M. (ed.) FSE 2001. LNCS, vol. 2355, pp. 66\u201377. Springer, Heidelberg (2002). doi: 10.1007\/3-540-45473-X_6"},{"key":"6_CR32","doi-asserted-by":"crossref","unstructured":"Wille, R., Drechsler, R.: BDD-based synthesis of reversible logic for large functions. In: Proceedings of DAC, pp. 270\u2013275 (2009)","DOI":"10.1145\/1629911.1629984"},{"key":"6_CR33","doi-asserted-by":"crossref","unstructured":"Wille, R., Kesz\u00f6cze, O., Drechsler, R.: Determining the minimal number of lines for large reversible circuits. In: Proceedings of DATE, pp. 1\u20134 (2011)","DOI":"10.1109\/DATE.2011.5763314"},{"key":"6_CR34","doi-asserted-by":"publisher","unstructured":"Wille, R., Drechsler, R., Osewold, C., Garcia-Ortiz, A.: Automatic design of low-power encoders using reversible circuit synthesis. In: Proceedings of DATE, pp. 1036\u20131041 (2012). doi: 10.1109\/DATE.2012.6176648","DOI":"10.1109\/DATE.2012.6176648"},{"key":"6_CR35","doi-asserted-by":"crossref","unstructured":"Zheng, Y., Huang, C.: A novel toffoli network synthesis algorithm for reversible logic. In: Proceedings of ASP-DAC, pp. 739\u2013744 (2009)","DOI":"10.1109\/ASPDAC.2009.4796568"},{"key":"6_CR36","doi-asserted-by":"crossref","unstructured":"Wille, R., Chattopadhyay, A., Drechsler, R.: From reversible logic to quantum circuits: logic design for an emerging technology. In: Proceedings of International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), pp. 268\u2013274 (2016)","DOI":"10.1109\/SAMOS.2016.7818357"}],"updated-by":[{"DOI":"10.1007\/978-3-319-59936-6_20","type":"erratum","label":"Erratum","source":"publisher","updated":{"date-parts":[[2017,9,12]],"date-time":"2017-09-12T00:00:00Z","timestamp":1505174400000}}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59936-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:50:48Z","timestamp":1750261848000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-59936-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319599359","9783319599366"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59936-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}