{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:40:22Z","timestamp":1743082822558,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319599359"},{"type":"electronic","value":"9783319599366"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-59936-6_9","type":"book-chapter","created":{"date-parts":[[2017,5,24]],"date-time":"2017-05-24T11:12:32Z","timestamp":1495624352000},"page":"111-126","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing the Reversible Circuits Using Complementary Control Line Transformation"],"prefix":"10.1007","author":[{"given":"Sai Phaneendra","family":"Parlapalli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chetan","family":"Vudadha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,25]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Arabzadeh, M., Saeedi, M., Zamani, M.S.: Rule-based optimization of reversible circuits. In: Proceedings of the 2010 Asia and South Pacific Design Automation Conference, pp. 849\u2013854. IEEE Press (2010)","DOI":"10.1109\/ASPDAC.2010.5419684"},{"key":"9_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1007\/978-3-662-45711-5_8","volume-title":"Transactions on Computational Science XXIV","author":"C Bandyopadhyay","year":"2014","unstructured":"Bandyopadhyay, C., Rahaman, H., Drechsler, R.: Improved cube list based cube pairing approach for synthesis of ESOP based reversible logic. In: Gavrilova, M.L., Tan, C.J.K., Thapliyal, H., Ranganathan, N. (eds.) Transactions on Computational Science XXIV. LNCS, vol. 8911, pp. 129\u2013146. Springer, Heidelberg (2014). doi:\n10.1007\/978-3-662-45711-5_8"},{"issue":"6","key":"9_CR3","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"issue":"7","key":"9_CR4","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1364\/OL.12.000542","volume":"12","author":"R Cuykendall","year":"1987","unstructured":"Cuykendall, R., Andersen, D.R.: Reversible optical computing circuits. Opt. Lett. 12(7), 542\u2013544 (1987)","journal-title":"Opt. Lett."},{"key":"9_CR5","series-title":"Advances in Intelligent Systems and Computing","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1007\/978-81-322-1988-0_8","volume-title":"Applied Computation and Security Systems","author":"K Datta","year":"2015","unstructured":"Datta, K., Gokhale, A., Sengupta, I., Rahaman, H.: An ESOP-based reversible circuit synthesis flow using simulated annealing. In: Chaki, R., Saeed, K., Choudhury, S., Chaki, N. (eds.) Applied Computation and Security Systems. AISC, vol. 305, pp. 131\u2013144. Springer, New Delhi (2015). doi:\n10.1007\/978-81-322-1988-0_8"},{"issue":"2","key":"9_CR6","first-page":"15","volume":"11","author":"K Datta","year":"2014","unstructured":"Datta, K., Rathi, G., Sengupta, I., Rahaman, H.: An improved reversible circuit synthesis approach using clustering of ESOP cubes. ACM J. Emerg. Technol. Comput. Syst. (JETC) 11(2), 15 (2014)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"issue":"4","key":"9_CR7","doi-asserted-by":"crossref","first-page":"1208","DOI":"10.1109\/TC.2014.2315641","volume":"64","author":"K Datta","year":"2015","unstructured":"Datta, K., Sengupta, I., Rahaman, H.: A post-synthesis optimization technique for reversible circuits exploiting negative control lines. IEEE Trans. Comput. 64(4), 1208\u20131214 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/978-3-642-20520-0_16","volume-title":"Applications of Evolutionary Computation","author":"R Drechsler","year":"2011","unstructured":"Drechsler, R., Finder, A., Wille, R.: Improving ESOP-based synthesis of reversible logic using evolutionary algorithms. In: Di Chio, C., et al. (eds.) EvoApplications 2011. LNCS, vol. 6625, pp. 151\u2013161. Springer, Heidelberg (2011). doi:\n10.1007\/978-3-642-20520-0_16"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Fazel, K., Thornton, M., Rice, J.: ESOP-based Toffoli gate cascade generation. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 206\u2013209 (2007)","DOI":"10.1109\/PACRIM.2007.4313212"},{"issue":"3","key":"9_CR10","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961). \nhttp:\/\/dx.doi.org\/10.1147\/rd.53.0183","journal-title":"IBM J. Res. Dev."},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Maslov, D., Dueck, G.W., Miller, D.M.: Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Des. Autom. Electron. Syst. 12(4) (2007). \nhttp:\/\/doi.acm.org\/10.1145\/1278349.1278355","DOI":"10.1145\/1278349.1278355"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Wille, R., Drechsler, R.: Reducing reversible circuit cost by adding lines. In: 40th IEEE International Symposium on Multiple-Valued Logic (ISMVL), pp. 217\u2013222. IEEE (2010)","DOI":"10.1109\/ISMVL.2010.48"},{"issue":"3","key":"9_CR13","doi-asserted-by":"crossref","first-page":"385","DOI":"10.2298\/FUEE1103385N","volume":"24","author":"NM Nayeem","year":"2011","unstructured":"Nayeem, N.M., Rice, J.E.: A shared-cube approach to ESOP-based synthesis of reversible logic. Facta Univ. Ser. Electron. Energ. 24(3), 385\u2013402 (2011)","journal-title":"Facta Univ. Ser. Electron. Energ."},{"key":"9_CR14","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511976667","volume-title":"Quantum Computation and Quantum Information","author":"MA Nielsen","year":"2010","unstructured":"Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2010)"},{"key":"9_CR15","unstructured":"Rice, J., Fazel, K., Thornton, M., Kent, K.: Toffoli gate cascade generation using ESOP minimization and QMDD-based swapping. In: Proceedings of the Reed-Muller Workshop (RM 2009), pp. 63\u201372 (2009)"},{"issue":"2","key":"9_CR16","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/2431211.2431220","volume":"45","author":"M Saeedi","year":"2013","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits - a survey. ACM Comput. Surv. (CSUR) 45(2), 21 (2013)","journal-title":"ACM Comput. Surv. (CSUR)"},{"issue":"1","key":"9_CR17","first-page":"55","volume":"18","author":"M Soeken","year":"2012","unstructured":"Soeken, M., Frehse, S., Wille, R., Drechsler, R.: RevKit: a toolkit for reversible circuit design. Mult. Valued Log. Soft Comput. 18(1), 55\u201365 (2012)","journal-title":"Mult. Valued Log. Soft Comput."},{"key":"9_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: Bakker, J., Leeuwen, J. (eds.) ICALP 1980. LNCS, vol. 85, pp. 632\u2013644. Springer, Heidelberg (1980). doi:\n10.1007\/3-540-10003-2_104"},{"key":"9_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-9579-4","volume-title":"Towards a Design Flow for Reversible Logic","author":"R Wille","year":"2010","unstructured":"Wille, R., Drechsler, R.: Towards a Design Flow for Reversible Logic. Springer, Dordrecht (2010)"},{"key":"9_CR20","unstructured":"Wille, R., Drechsler, R., Osewold, C., Garcia-Ortiz, A.: Automatic design of low-power encoders using reversible circuit synthesis. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2012), pp. 1036\u20131041. EDA Consortium, San Jose (2012). \nhttp:\/\/dl.acm.org\/citation.cfm?id=2492708.2492966"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"Wille, R., Soeken, M., Otterstedt, C., Drechsler, R.: Improving the mapping of reversible circuits to quantum circuits using multiple target lines. In: 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 145\u2013150. IEEE (2013)","DOI":"10.1109\/ASPDAC.2013.6509587"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-59936-6_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,18]],"date-time":"2017-09-18T16:20:56Z","timestamp":1505751656000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-59936-6_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319599359","9783319599366"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-59936-6_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}