{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T13:27:01Z","timestamp":1725888421358},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319605876"},{"type":"electronic","value":"9783319605883"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-60588-3_8","type":"book-chapter","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T12:35:27Z","timestamp":1496061327000},"page":"121-136","source":"Crossref","is-referenced-by-count":0,"title":["Lock Elision for Protected Objects Using Intel Transactional Synchronization Extensions"],"prefix":"10.1007","author":[{"given":"Seongho","family":"Jeong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinhyung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Burgstaller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,30]]},"reference":[{"key":"8_CR1","unstructured":"ACAA Web site on \u201cConcurrent access to Ada container libraries\u201d. http:\/\/www.ada-auth.org\/cgi-bin\/cvsweb.cgi\/ai12s\/ai12-0196-1.txt?rev=1.4 . Accessed 20 Jan 2017"},{"key":"8_CR2","unstructured":"Intel Developer Zone: Pause Intrinsic. https:\/\/software.intel.com\/en-us\/node\/524249 . Accessed 12 Jan 2017"},{"key":"8_CR3","unstructured":"LIKWID GitHub page. https:\/\/github.com\/RRZE-HPC\/likwid\/wiki . Accessed 10 Jan 2017"},{"key":"8_CR4","unstructured":"Lock-elided protected object resources on GitHub. https:\/\/github.com\/bbur\/pobj-tsx.git . Accessed 28 Mar 2017"},{"key":"8_CR5","unstructured":"Lock elision anti-patterns. https:\/\/software.intel.com\/en-us\/articles\/tsx-anti-patterns-in-lock-elision-code . Accessed 20 Mar 2017"},{"key":"8_CR6","unstructured":"NBAda: non-blocking data structures for Ada Web site. http:\/\/www.gidenstam.org\/ada\/Non-Blocking\/ . Accessed 20 Jan 2017"},{"key":"8_CR7","unstructured":"Performance application programming interface (PAPI) Web site. http:\/\/icl.cs.utk.edu\/papi\/ . Accessed 20 Jan 2017"},{"key":"8_CR8","unstructured":"Simple Components Web site. http:\/\/www.dmitry-kazakov.de\/ada\/components.htm . Accessed 20 Jan 2017"},{"key":"8_CR9","unstructured":"STAMP GitHub page. https:\/\/github.com\/kozyraki\/stamp . Accessed 20 Jan 2017"},{"key":"8_CR10","unstructured":"The GNU C Library is now available. https:\/\/lists.gnu.org\/archive\/html\/info-gnu\/2013-08\/msg00003.html . Accessed 22 Jan 2017"},{"key":"8_CR11","unstructured":"The world\u2019s simplest lock-free hash table, Preshing on programming blog. http:\/\/preshing.com\/20130605\/the-worlds-simplest-lock-free-hash-table\/ . Accessed 22 Jan 2017"},{"issue":"2","key":"8_CR12","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1145\/2552999.2553007","volume":"33","author":"G Bosch","year":"2013","unstructured":"Bosch, G.: Lock-free protected types for real-time Ada. Ada Lett. 33(2), 66\u201374 (2013)","journal-title":"Ada Lett."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XIV), pp. 157\u2013168. ACM, New York (2009)","DOI":"10.1145\/1508244.1508263"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA 1993), pp. 289\u2013300. ACM, New York (1993)","DOI":"10.1145\/165123.165164"},{"key":"8_CR15","volume-title":"The Art of Multiprocessor Programming","author":"M Herlihy","year":"2008","unstructured":"Herlihy, M., Shavit, N.: The Art of Multiprocessor Programming. Morgan Kaufmann Publishers Inc., San Francisco (2008)"},{"issue":"10","key":"8_CR16","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1145\/355620.361161","volume":"17","author":"CAR Hoare","year":"1974","unstructured":"Hoare, C.A.R.: Monitors: an operating system structuring concept. Commun. ACM 17(10), 549\u2013557 (1974)","journal-title":"Commun. ACM"},{"key":"8_CR17","unstructured":"Intel Corporation: Intel $$^{\\textregistered }$$ 64 and IA-32 Architectures Software Developer\u2019s Manual, vol. 1, December 2016"},{"issue":"1","key":"8_CR18","doi-asserted-by":"crossref","first-page":"20: 20","DOI":"10.1145\/2576966.2579227","volume":"12","author":"A Kleen","year":"2014","unstructured":"Kleen, A.: Scaling existing lock-based applications with lock elision. Queue 12(1), 20: 20\u201320: 27 (2014)","journal-title":"Queue"},{"key":"8_CR19","volume-title":"Structured Parallel Programming: Patterns for Efficient Computation","author":"M McCool","year":"2012","unstructured":"McCool, M., Reinders, J., Robison, A.: Structured Parallel Programming: Patterns for Efficient Computation. Morgan Kaufmann Publishers Inc., San Francisco (2012)"},{"issue":"9","key":"8_CR20","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/2500468.2500476","volume":"56","author":"MM Michael","year":"2013","unstructured":"Michael, M.M.: The balancing act of choosing nonblocking features. Commun. ACM 56(9), 46\u201353 (2013)","journal-title":"Commun. ACM"},{"key":"8_CR21","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: 4th International Symposium on Workload Characterization (IISWC 2008), Seattle, Washington, USA, 14\u201316 September, 2008, pp. 35\u201346 (2008)"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Speculative lock elision: enabling highly concurrent multithreaded execution. In: Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO 34), pp. 294\u2013305. IEEE Computer Society (2001)","DOI":"10.1109\/MICRO.2001.991127"},{"key":"8_CR23","series-title":"Synthesis Lectures on Computer Architecture","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01740-7","volume-title":"Shared-Memory Synchronization","author":"ML Scott","year":"2013","unstructured":"Scott, M.L.: Shared-Memory Synchronization. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers, San Francisco (2013)"},{"key":"8_CR24","series-title":"Lecture Notes in Computer Science","volume-title":"Ada 2012 Reference Manual. Language and Standard Libraries","year":"2013","unstructured":"Taft, S.T., Duff, R.A., Brukardt, R.L., Ploedereder, E., Leroy, P., Schonberg, E. (eds.): Ada 2012 Reference Manual. Language and Standard Libraries. LNCS, vol. 8339. Springer, Heidelberg (2013)"},{"key":"8_CR25","volume-title":"Tools for High Performance Computing 2009","author":"D Terpstra","year":"2010","unstructured":"Terpstra, D., Jagode, H., You, H., Dongarra, J.: Collecting performance data with PAPI-C. In: M\u00fcller, M.S., Resch, M.M., Schulz, A., Nagel, W.E. (eds.) Tools for High Performance Computing 2009. Springer, Heidelberg (2010)"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Treibig, J., Hager, G., Wellein, G.: LIKWID: a lightweight performance-oriented tool suite for x86 multicore environments. In: Proceedings of PSTI2010, The First International Workshop on Parallel Software Tools and Tool Infrastructures, San Diego, CA (2010)","DOI":"10.1109\/ICPPW.2010.38"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"Wang, A., Gaudet, M., Wu, P., Amaral, J.N., Ohmacht, M., Barton, C., Silvera, R., Michael, M.: Evaluation of Blue Gene\/Q hardware support for transactional memories. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT 2012), pp. 127\u2013136. ACM, New York (2012)","DOI":"10.1145\/2370816.2370836"},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of Intel transactional synchronization extensions for high-performance computing. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC 2013), pp. 19:1\u201319:11. ACM, New York (2013)","DOI":"10.1145\/2503210.2503232"}],"container-title":["Lecture Notes in Computer Science","Reliable Software Technologies \u2013 Ada-Europe 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-60588-3_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T22:58:06Z","timestamp":1659049086000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-60588-3_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319605876","9783319605883"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-60588-3_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}