{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T17:23:57Z","timestamp":1725902637905},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319615653"},{"type":"electronic","value":"9783319615660"}],"license":[{"start":{"date-parts":[[2017,7,5]],"date-time":"2017-07-05T00:00:00Z","timestamp":1499212800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-61566-0_37","type":"book-chapter","created":{"date-parts":[[2017,7,3]],"date-time":"2017-07-03T22:36:53Z","timestamp":1499121413000},"page":"407-420","source":"Crossref","is-referenced-by-count":1,"title":["A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture"],"prefix":"10.1007","author":[{"given":"Somnath","family":"Mazumdar","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Scionti","sequence":"additional","affiliation":[]},{"given":"Antoni","family":"Portero","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Martinovi\u010d","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Terzo","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,5]]},"reference":[{"key":"37_CR1","unstructured":"Curtis Harting, R., et al.: Energy and performance benefits of active messages. Concurrent VLSI Architectures Group, Stanford University. Technical report, 131 (2012)"},{"issue":"2","key":"37_CR2","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/1273440.1250681","volume":"35","author":"K Amit","year":"2007","unstructured":"Amit, K., et al.: Express virtual channels: towards the ideal interconnection fabric. ACM SIGARCH Comput. Architect. News 35(2), 150\u2013161 (2007)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Hangsheng, W., et al.: Power-driven design of router microarchitectures in on-chip networks. In: IEEE\/ACM, Micro (2003)","DOI":"10.1109\/MICRO.2003.1253187"},{"key":"37_CR4","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1145\/1394608.1382129","volume":"36","author":"J Kim","year":"2008","unstructured":"Kim, J., et al.: Technology-driven, highly-scalable dragonfly topology. ACM SIGARCH Comput. Architect. News 36, 77\u201388 (2008)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Kim, J., et al.: Flattened butterfly topology for on-chip networks. InL IEEE\/ACM, Micro, pp. 172\u2013182 (2007)","DOI":"10.1109\/MICRO.2007.29"},{"key":"37_CR6","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1016\/j.parco.2016.01.009","volume":"54","author":"R Ausavarungnirun","year":"2016","unstructured":"Ausavarungnirun, R., et al.: A case for hierarchical rings with deflection routing: an energy-efficient on-chip communication substrate. Parallel Comput. 54, 29\u201345 (2016)","journal-title":"Parallel Comput."},{"key":"37_CR7","unstructured":"Reetuparna, D., et al.: Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPS. In: IEEE HPCA (2009)"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Bourduas, S., et al.: A hybrid ring\/mesh interconnect for network-on-chip using hierarchical rings for global routing. In: NOCS, pp. 195\u2013204. IEEE (2007)","DOI":"10.1109\/NOCS.2007.3"},{"issue":"4","key":"37_CR9","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1016\/j.micpro.2015.03.008","volume":"39","author":"N Zheng","year":"2015","unstructured":"Zheng, N., et al.: Csquare: a new kilo-core-oriented topology. Microprocess. Microsyst. 39(4), 313\u2013320 (2015)","journal-title":"Microprocess. Microsyst."},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Kim, H., et al.: Transportation-network-inspired network-on-chip. In: IEEE HPCA (2014)","DOI":"10.1109\/HPCA.2014.6835943"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Balfour, J., et al.: Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing, pp. 187\u2013198. ACM (2006)","DOI":"10.1145\/1183401.1183430"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"Parikh, R., et al.: Power-aware NOCS through routing and topology reconfiguration. In: Proceedings of the 51st Annual Design Automation Conference (2014)","DOI":"10.1109\/DAC.2014.6881489"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"Scionti, A., Mazumdar, S., Portero, A.: Software defined network-on-chip for scalable CMPS. In: IEEE HPCS, pp. 112\u2013115 (2016)","DOI":"10.1109\/HPCSim.2016.7568323"},{"issue":"3\u20134","key":"37_CR14","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1504\/IJGUC.2015.070677","volume":"6","author":"S Zhu","year":"2015","unstructured":"Zhu, S.: Hardware implementation based on FPGA of semaphore management in $$\\mu $$ c\/OS-II real-time operating system. IJGUC 6(3\u20134), 192\u2013199 (2015)","journal-title":"IJGUC"},{"issue":"1","key":"37_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1504\/IJGUC.2011.039976","volume":"2","author":"TM Lynar","year":"2011","unstructured":"Lynar, T.M., et al.: Resource allocation to conserve energy in distributed computing. IJGUC 2(1), 1\u201310 (2011)","journal-title":"IJGUC"},{"issue":"3","key":"37_CR16","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1504\/IJSSC.2012.048897","volume":"2","author":"A Kipp","year":"2012","unstructured":"Kipp, A., et al.: Applying green metrics to optimise the energy-consumption footprint of it service centres. Int. J. Space-Based Situated Comput. 2(3), 158\u2013174 (2012)","journal-title":"Int. J. Space-Based Situated Comput."},{"key":"37_CR17","unstructured":"Sheng, M., et al.: Whole packet forwarding: efficient design of fully adaptive routing algorithms for networks-on-chip. In: IEEE HPCA (2012)"},{"key":"37_CR18","unstructured":"Junghee, L., et al.: Do we need wide flits in networks-on-chip? In: IEEE ISVLSI (2013)"}],"container-title":["Advances in Intelligent Systems and Computing","Complex, Intelligent, and Software Intensive Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-61566-0_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T05:17:54Z","timestamp":1569647874000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-61566-0_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,5]]},"ISBN":["9783319615653","9783319615660"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-61566-0_37","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2017,7,5]]}}}