{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:36:42Z","timestamp":1771702602130,"version":"3.50.1"},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319615653","type":"print"},{"value":"9783319615660","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,7,5]],"date-time":"2017-07-05T00:00:00Z","timestamp":1499212800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-61566-0_50","type":"book-chapter","created":{"date-parts":[[2017,7,3]],"date-time":"2017-07-03T22:36:53Z","timestamp":1499121413000},"page":"547-556","source":"Crossref","is-referenced-by-count":2,"title":["Congestion Aware Routing for On-Chip Communication in NoC Systems"],"prefix":"10.1007","author":[{"given":"Gul N.","family":"Khan","sequence":"first","affiliation":[]},{"given":"Stephen","family":"Chui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,5]]},"reference":[{"key":"50_CR1","doi-asserted-by":"crossref","unstructured":"Nicopoulos, C., Park, D., Kim, J., Vijaykrishnam, N., Yousif, M.S., Das, C.R.: ViChaR: a dynamic virtual channel regulator for Network-on-Chip router. In: Proceedings of the International Symposium on Microarchitecture, pp. 333\u2013344 (2006)","DOI":"10.1109\/MICRO.2006.50"},{"key":"50_CR2","doi-asserted-by":"crossref","unstructured":"Hu, J., Marculescu, R.: DyAD-Smart routing for Network-on-Chip. In: Proceedings of the Design Automation Conference, San Diego, CA, pp. 260\u2013263, July 2004","DOI":"10.1145\/996566.996638"},{"key":"50_CR3","doi-asserted-by":"crossref","unstructured":"Kim, J., Park, D., Vijaykrishnam, N., Das, C.R.: A low latency router supporting adaptivity for on-chip interconnects. In: Proceedings of the Design Automation Conference, pp. 559\u2013564, June 2005","DOI":"10.1145\/1065579.1065726"},{"issue":"12","key":"50_CR4","doi-asserted-by":"crossref","first-page":"1320","DOI":"10.1109\/71.250114","volume":"4","author":"J Duato","year":"1993","unstructured":"Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distributive Syst. 4(12), 1320\u20131331 (1993)","journal-title":"IEEE Trans. Parallel Distributive Syst."},{"key":"50_CR5","doi-asserted-by":"crossref","unstructured":"Gratz, P., Grot, B., Keckler, S.W.: Regional congestion awareness for load balance in Network-on-Chip. In: Proceedings of the IEEE International Symposium on High Performance Computer Architecture, Salt Lake City, pp. 203\u2013214, April 2008","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"50_CR6","doi-asserted-by":"crossref","unstructured":"Lin, B., Ramanujam, R.S.: Destination-based adaptive routing on 2D mesh networks. In: Proceedings of the International Conference on Architectures Networking and Communication Systems, pp. 1\u201312, October 2010","DOI":"10.1145\/1872007.1872030"},{"key":"50_CR7","doi-asserted-by":"crossref","unstructured":"Ma, S., Enright-Jerger, N., Wang, Z.: DBAR: An efficient routing algorithm to support multiple concurrent applications in Network-on-Chip. In: Proceedings of the International Symposium Computers and their Applications, pp. 413\u2013424, June 2011","DOI":"10.1145\/2000064.2000113"},{"key":"50_CR8","doi-asserted-by":"crossref","unstructured":"Ramakrishna, M., Gratz, P., Sprintson, A.: GCA: Global congestion awareness for load balance in Network-on-Chip. In: Proceedings of the IEEE International Symposium NoC, Tempe, pp. 1\u20138, April 2013","DOI":"10.1109\/NoCS.2013.6558405"},{"key":"50_CR9","doi-asserted-by":"crossref","unstructured":"Becker D., Dally, W.: Allocator implementations for Network-on-Chip routers. In: Proceedings of the International Conference on High Performance Computing Networking, Storage & Analysis, Portland, OR, pp. 1\u201312, November 2009","DOI":"10.1145\/1654059.1654112"}],"container-title":["Advances in Intelligent Systems and Computing","Complex, Intelligent, and Software Intensive Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-61566-0_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T05:18:30Z","timestamp":1569647910000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-61566-0_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,5]]},"ISBN":["9783319615653","9783319615660"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-61566-0_50","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"value":"2194-5357","type":"print"},{"value":"2194-5365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,7,5]]}}}