{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:40:07Z","timestamp":1750545607193,"version":"3.41.0"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319617558"},{"type":"electronic","value":"9783319617565"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-61756-5_3","type":"book-chapter","created":{"date-parts":[[2017,7,11]],"date-time":"2017-07-11T11:52:18Z","timestamp":1499773938000},"page":"46-68","source":"Crossref","is-referenced-by-count":0,"title":["Scheduling for Better Energy Efficiency on\u00a0Many-Core Chips"],"prefix":"10.1007","author":[{"given":"Chanseok","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungyul","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Jun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaejin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernhard","family":"Egger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,7,12]]},"reference":[{"issue":"3","key":"3_CR1","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MM.2005.45","volume":"25","author":"T Agerwala","year":"2005","unstructured":"Agerwala, T., Chatterjee, S.: Computer architecture: Challenges and opportunities for the next decade. IEEE Micro 25(3), 58\u201369 (2005)","journal-title":"IEEE Micro"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: a scalable architecture based on single-chip multiprocessing. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA 2000, pp. 282\u2013293. ACM, New York (2000)","DOI":"10.1145\/339647.339696"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Thousand core chips-a technology perspective. In: Proceedings of the 44th Annual Design Automation Conference, DAC 2007, pp. 746\u2013749. ACM, New\u00a0York (2007)","DOI":"10.1145\/1278480.1278667"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Burd, T.D., Brodersen, R.W.: Energy efficient CMOS microprocessor design. In: Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, vol. 1, pp. 288\u2013297 (1995)","DOI":"10.1109\/HICSS.1995.375385"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Cai, Q., Gonz\u00e1lez, J., Magklis, G., Chaparro, P., Gonz\u00e1lez, A.: Thread shuffling: combining DVFS and thread migration to reduce energy consumptions for multi-core systems. In: Proceedings of the 17th IEEE\/ACM International Symposium on Low-power Electronics and Design, ISLPED 2011, pp. 379\u2013384. IEEE Press, Piscataway (2011)","DOI":"10.1109\/ISLPED.2011.5993670"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Ebi, T., Faruque, M., Henkel, J.: Tape: Thermal-aware agent-based power econom multi\/many-core architectures. In: IEEE\/ACM International Conference on Computer-Aided Design - Digest of Technical Papers, ICCAD 2009, pp. 302\u2013309 (2009)","DOI":"10.1145\/1687399.1687457"},{"key":"3_CR7","unstructured":"Ghiasi, S.: Aide De Camp: asymmetric multi-core design for dynamic thermal management. PhD thesis, Boulder, CO, USA (2004). AAI3136618"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Herbert, S., Marculescu, D.: Analysis of dynamic voltage\/frequency scaling in chip-multiprocessors. In: 2007 ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 38\u201343, August 2007","DOI":"10.1145\/1283780.1283790"},{"key":"3_CR9","unstructured":"Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van der Wijngaart, R., Mattson, T.: A 48-core IA-32 message-passing processor with DVFS in 45 nm CMOS. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010, pp. 108\u2013109, February 2010"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Ioannou, N., Kauschke, M., Gries, M., Cintra, M.: Phase-based application-driven hierarchical power management on the single-chip cloud computer. In: Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, PACT 2011, pp. 131\u2013142. IEEE Computer Society, Washington, DC (2011)","DOI":"10.1109\/PACT.2011.19"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Isci, C., Buyuktosunoglu, A., Cher, C.Y., Bose, P., Martonosi, M.: An analysis of efficient multi-core global power management policies: maximizing performance for a given power budget. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 39, pages 347\u2013358. IEEE Computer Society, Washington, DC, USA (2006)","DOI":"10.1109\/MICRO.2006.8"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Kim, W., Gupta, M.S., Wei, G.Y., Brooks, D.: System level analysis of fast, per-core DVFS using on-chip switching regulators. In: IEEE 14th International Symposium on High Performance Computer Architecture (HPCA 2008), pp. 123\u2013134, February 2008","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, ISCA 2004, p. 64. IEEE Computer Society, Washington, DC, USA (2004)","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Li, J., Martinez, J.F.: Power-performance implications of thread-level parallelism on chip multiprocessors. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2005), pp. 124\u2013134, March 2005","DOI":"10.1109\/ISPASS.2005.1430567"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Ma, K., Li, X., Chen, M., Wang, X.: Scalable power control for many-core architectures running multi-threaded applications. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA 2011, pp. 449\u2013460. ACM, New York (2011)","DOI":"10.1145\/2000064.2000117"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Meisner, D., Gold, B.T., Wenisch, T.F.: Powernap: Eliminating server idle power. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XIV, pp. 205\u2013216. ACM, New York (2009)","DOI":"10.1145\/1508244.1508269"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Meisner, D., Wenisch, T.F.: Dreamweaver: architectural support for deep sleep. In: Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVII, pp. 313\u2013324. ACM, New York (2012)","DOI":"10.1145\/2150976.2151009"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Meng, K., Joseph, R., Dick, R.P., Shang, L.: Multi-optimization power management for chip multiprocessors. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT 2008, pp. 177\u2013186. ACM, New York (2008)","DOI":"10.1145\/1454115.1454141"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Nayfeh, B.A., Hammond, L., Wilson, K., Chang, K.: The case for a single-chip multiprocessor. In: Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS VII, pp. 2\u201311. ACM, New York (1996)","DOI":"10.1145\/237090.237140"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Rangan, K.K., Wei, G.Y., Brooks, D.: Thread motion: fine-grained power management for multi-core systems. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA 2009, pp. 302\u2013313. ACM, New York (2009)","DOI":"10.1145\/1555754.1555793"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Rotem, E., Mendelson, A., Ginosar, R., Weiser, U.: Multiple clock and voltage domains for chip multi processors. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 42, pp. 459\u2013468. ACM, New York (2009)","DOI":"10.1145\/1669112.1669170"},{"key":"3_CR22","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/978-1-4419-9739-5_2","volume-title":"Programming Many-Core Chips","author":"A Vajda","year":"2011","unstructured":"Vajda, A.: Multi-core and many-core processor architectures. Programming Many-Core Chips, pp. 9\u201343. Springer, New York (2011)"}],"container-title":["Lecture Notes in Computer Science","Job Scheduling Strategies for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-61756-5_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:06:02Z","timestamp":1750543562000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-61756-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319617558","9783319617565"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-61756-5_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}