{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T17:48:21Z","timestamp":1725904101932},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319619811"},{"type":"electronic","value":"9783319619828"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-61982-8_17","type":"book-chapter","created":{"date-parts":[[2017,7,13]],"date-time":"2017-07-13T05:22:20Z","timestamp":1499923340000},"page":"174-187","source":"Crossref","is-referenced-by-count":4,"title":["Versat, a Minimal Coarse-Grain Reconfigurable Array"],"prefix":"10.1007","author":[{"given":"Jo\u00e3o D.","family":"Lopes","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 T.","family":"de Sousa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,14]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1007\/978-1-4419-6345-1_17","volume-title":"Handbook of Signal Processing Systems","author":"B De Sutter","year":"2010","unstructured":"De Sutter, B., Raghavan, P., Lambrechts, A.: Coarse-grained reconfigurable array architectures. In: Bhattacharyya, S.S., Deprettere, E.F., Leupers, R., Takala, J. (eds.) Handbook of Signal Processing Systems, pp. 449\u2013484. Springer, Heidelberg (2010)"},{"issue":"10","key":"17_CR2","doi-asserted-by":"crossref","first-page":"1706","DOI":"10.1109\/TMM.2015.2463735","volume":"17","author":"L Liu","year":"2015","unstructured":"Liu, L., Wang, D., Zhu, M., Wang, Y., Yin, S., Cao, P., Yang, J., Wei, S.: An energy-efficient coarse-grained reconfigurable processing unit for multiple-standard video decoding. IEEE Trans. Multimed. 17(10), 1706\u20131720 (2015)","journal-title":"IEEE Trans. Multimed."},{"doi-asserted-by":"crossref","unstructured":"Lee, M.H., Singh, H., Lu, G., Bagherzadeh, N., Kurdahi, F.J.: Design and implementation of the MorphoSys reconfigurable computing processor. J. VLSI Signal Process. Syst. Signal Image Video Technol. 24, 147\u2013164. Kluwer Academic Publishers (2000)","key":"17_CR3","DOI":"10.1023\/A:1008189221436"},{"issue":"2","key":"17_CR4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., Mignolet, J.-Y., Verkest, D., Lauwereins, R.: Architecture exploration for a reconfigurable architecture template. Des. Test Comput. 22(2), 90\u2013101 (2005)","journal-title":"Des. Test Comput."},{"unstructured":"de Sousa, J.T., Martins, V.M.G., Lourenco, N.C.C., Santos, A.M.D., do Rosario Ribeiro, N.G.: Reconfigurable coprocessor architecture template for nested loops and programming tool. US Patent 8,276,120 (2012)","key":"17_CR5"},{"key":"17_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1007\/978-3-540-48302-1_42","volume-title":"Field Programmable Logic and Applications","author":"R Hartenstein","year":"1999","unstructured":"Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Mapping applications onto reconfigurable KressArrays. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds.) FPL 1999. LNCS, vol. 1673, pp. 385\u2013390. Springer, Heidelberg (1999). doi: 10.1007\/978-3-540-48302-1_42"},{"key":"17_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1007\/3-540-61730-2_13","volume-title":"Field-Programmable Logic Smart Applications, New Paradigms and Compilers","author":"C Ebeling","year":"1996","unstructured":"Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD \u2014 reconfigurable pipelined datapath. In: Hartenstein, R.W., Glesner, M. (eds.) FPL 1996. LNCS, vol. 1142, pp. 126\u2013135. Springer, Heidelberg (1996). doi: 10.1007\/3-540-61730-2_13"},{"issue":"2","key":"17_CR8","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP - a self-reconfigurable data processing architecture. J. Supercomput. 26(2), 167\u2013184 (2003)","journal-title":"J. Supercomput."},{"issue":"8","key":"17_CR9","doi-asserted-by":"crossref","first-page":"788","DOI":"10.1016\/j.micpro.2014.05.009","volume":"38","author":"N Farahini","year":"2014","unstructured":"Farahini, N., Hemani, A., Sohofi, H., Jafri, S.M.A.H., Tajammul, M.A., Paul, K.: Parallel distributed scalable runtime address generation scheme for a coarse grain reconfigurable computation and storage fabric. Microprocess. Microsyst. 38(8), 788\u2013802 (2014)","journal-title":"Microprocess. Microsyst."},{"doi-asserted-by":"crossref","unstructured":"Liu, D., Yin, S., Liu, L., Wei, S.: Polyhedral model based mapping optimization of loop nests for CGRAs. In: 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20138 (2013)","key":"17_CR10","DOI":"10.1145\/2463209.2488757"},{"unstructured":"Wang, W., Dey, T.: A survey on ARM Cortex A processors. http:\/\/www.cs.virginia.edu\/skadron\/cs8535s11\/armcortex.pdf . Accessed 6 Apr 2016","key":"17_CR11"},{"issue":"4","key":"17_CR12","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MM.2011.42","volume":"31","author":"W Huang","year":"2011","unstructured":"Huang, W., Rajamani, K., Stan, M.R., Skadron, K.: Scaling with design constraints: predicting the future of big chips. IEEE Micro 31(4), 16\u201329 (2011)","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Kamalizad, A.H., Pan, C., Bagherzadeh, N.: Fast parallel FFT on a reconfigurable computation platform. In: 15th Symposium on Computer Architecture and High Performance Computing, Proceedings, pp. 254\u2013259 (2003)","key":"17_CR13","DOI":"10.1109\/CAHPC.2003.1250345"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing for Computational Science \u2013 VECPAR 2016"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-61982-8_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,29]],"date-time":"2019-09-29T20:16:59Z","timestamp":1569788219000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-61982-8_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319619811","9783319619828"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-61982-8_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}