{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T00:04:17Z","timestamp":1768003457327,"version":"3.49.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319624068","type":"print"},{"value":"9783319624075","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-62407-5_21","type":"book-chapter","created":{"date-parts":[[2017,7,14]],"date-time":"2017-07-14T11:16:58Z","timestamp":1500031018000},"page":"299-313","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Implementation and Performance Comparison of a Four-Bit Ripple-Carry Adder Using Different MOS Current Mode Logic Topologies"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3518-8624","authenticated-orcid":false,"given":"Naman","family":"Saxena","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9558-1033","authenticated-orcid":false,"given":"Shruti","family":"Dutta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2911-7061","authenticated-orcid":false,"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6133-0471","authenticated-orcid":false,"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,15]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Saxena, N., Dutta, S., Pandey, N., Gupta, K.: Implementation of asynchronous pipeline using transmission gate logic. In: 2016 International Conference on Computational Techniques in Information and Communication Technologies (ICCTICT), pp. 101\u2013106 (2016)","DOI":"10.1109\/ICCTICT.2016.7514560"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Gupta, K., Sridhar, R., Chaudhary, J.: Performance comparison of MCML and PFSCL gates in 0.18\u00a0\u00b5m CMOS technology. In: International Conference on Computer and Communication Technology (ICCCT), vol. 1, no. 1, pp. 230\u2013233 (2011)","DOI":"10.1109\/ICCCT.2011.6075165"},{"issue":"3","key":"21_CR3","doi-asserted-by":"crossref","first-page":"6","DOI":"10.26634\/jcir.4.3.8219","volume":"4","author":"N Saxena","year":"2016","unstructured":"Saxena, N., Dutta, S., Pandey, N.: An efficient hybrid PFSCL based implementation of asynchronous pipeline. i-Manag. J. Circuits Syst. 4(3), 6\u201314 (2016)","journal-title":"i-Manag. J. Circuits Syst."},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Gupta, K., Pandey, N.: A novel active shunt-peaked MCML-based high speed four-bit ripple-carry adder. In: 2011 International Conference on Multimedia, Signal Processing and Communication Technologies, vol. 1, pp. 285\u2013289 (2011)","DOI":"10.1109\/ICCCT.2010.5640516"},{"issue":"6","key":"21_CR5","doi-asserted-by":"publisher","first-page":"561","DOI":"10.1016\/j.mejo.2013.03.007","volume":"44","author":"K Gupta","year":"2013","unstructured":"Gupta, K., Pandey, N., Gupta, M.: Analysis and design of MOS current mode logic exclusive-OR gate using triple-tail cells. Microelectron. J. 44(6), 561\u2013567 (2013)","journal-title":"Microelectron. J."},{"issue":"3","key":"21_CR6","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1360\/02yb9031","volume":"45","author":"X Wu","year":"2002","unstructured":"Wu, X.: Low power DCVSL circuits employing AC power supply. Sci. Chin. Ser. F: Inf. Sci. 45(3), 232\u2013240 (2002)","journal-title":"Sci. Chin. Ser. F: Inf. Sci."},{"issue":"11","key":"21_CR7","doi-asserted-by":"publisher","first-page":"1170","DOI":"10.1109\/TCSII.2006.882845","volume":"53","author":"M Alioto","year":"2006","unstructured":"Alioto, M., Pancioni, L., Rocchi, S., Vignoli, V.: Exploiting hysteresys in MCML circuits. IEEE Trans. Circuits Syst. II Express Briefs 53(11), 1170\u20131174 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"8","key":"21_CR8","doi-asserted-by":"publisher","first-page":"2041","DOI":"10.1109\/TCSI.2009.2039258","volume":"57","author":"O Musa","year":"2010","unstructured":"Musa, O., Shams, M.: An efficient delay model for MOS current-mode logic automated design and optimization. IEEE Trans. Circuits Syst. I Regul. Pap. 57(8), 2041\u20132052 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Gupta, K., Pandey, N., Gupta, M.: MCML D-latch using triple-tail cells\u202f: analysis and design. Hindawi J. Act. Passiv. Electron. Compon. 2013 (2013)","DOI":"10.1155\/2013\/217674"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Pandey, N., Gupta, K., Choudhary, B.: New proposal for MCML based three-input logic implementation. Hindawi J. VLSI Des. 2016 (2016)","DOI":"10.1155\/2016\/8712768"},{"issue":"9","key":"21_CR11","doi-asserted-by":"publisher","first-page":"1916","DOI":"10.1109\/TCSI.2007.904685","volume":"54","author":"M Alioto","year":"2007","unstructured":"Alioto, M., Pancioni, L., Rocchi, S., Vignoli, V.: Power-delay-area-noise margin tradeoffs in positive-feedback MOS current-mode logic. IEEE Trans. Circuits Syst. I Regul. Pap. 54(9), 1916\u20131928 (2007)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"21_CR12","volume-title":"Digital Integrated Circuits","author":"JM Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits. Pearson Education, Upper Saddle River (2003)"},{"issue":"1","key":"21_CR13","first-page":"259","volume":"22","author":"K Gupta","year":"2013","unstructured":"Gupta, K., Pandey, N., Gupta, M.: Low-voltage MOS current mode logic multiplexer. Radioeng. J. 22(1), 259\u2013268 (2013)","journal-title":"Radioeng. J."},{"key":"21_CR14","volume-title":"CMOS Digital Integrated Circuits: Analysis and Design","author":"S-M Kang","year":"2003","unstructured":"Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. Tata McGraw-Hill, New York (2003)"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Gupta, K., Pandey, N., Gupta, M.: Multithreshold MOS current mode logic based asynchronous pipeline circuits. ISRN Electron. 2012 (2012)","DOI":"10.1109\/IICPE.2012.6450433"},{"key":"21_CR16","unstructured":"Pandey, N., Dutta, S., Saxena, N.: A comparative study on electronic design automation tools. In: 2016 International Conference in Mechanical and Automation Engineering, Delhi Technological University, Delhi, India, pp. 1\u20137 (2016)"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications \u2013 ICCSA 2017"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-62407-5_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T18:05:19Z","timestamp":1710266719000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-62407-5_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319624068","9783319624075"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-62407-5_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"15 July 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICCSA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computational Science and Its Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Trieste","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 July 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 July 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iccsa2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.iccsa.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}