{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:49:04Z","timestamp":1749271744964,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319633893"},{"type":"electronic","value":"9783319633909"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-63390-9_2","type":"book-chapter","created":{"date-parts":[[2017,7,12]],"date-time":"2017-07-12T08:53:50Z","timestamp":1499849630000},"page":"22-40","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Ascertaining Uncertainty for Efficient Exact Cache Analysis"],"prefix":"10.1007","author":[{"given":"Valentin","family":"Touzeau","sequence":"first","affiliation":[]},{"given":"Claire","family":"Ma\u00efza","sequence":"additional","affiliation":[]},{"given":"David","family":"Monniaux","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Reineke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,13]]},"reference":[{"key":"2_CR1","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES (2005). https:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"2_CR2","unstructured":"Canteaut, A., Lauradoux, C., Seznec, A.: Understanding cache attacks. Technical report 5881, INRIA, April 2006. https:\/\/hal.inria.fr\/inria-00071387\/en\/"},{"key":"2_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1007\/978-3-319-08867-9_22","volume-title":"Computer Aided Verification","author":"R Cavada","year":"2014","unstructured":"Cavada, R., et al.: The nuXmv symbolic model checker. In: Biere, A., Bloem, R. (eds.) CAV 2014. LNCS, vol. 8559, pp. 334\u2013342. Springer, Cham (2014). doi:10.1007\/978-3-319-08867-9_22"},{"issue":"4","key":"2_CR4","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1007\/s11241-013-9178-0","volume":"49","author":"S Chattopadhyay","year":"2013","unstructured":"Chattopadhyay, S., Roychoudhury, A.: Scalable and precise refinement of cache timing analysis via path-sensitive verification. Real-Time Syst. 49(4), 517\u2013562 (2013). http:\/\/dx.doi.org\/10.1007\/s11241-013-9178-0","journal-title":"Real-Time Syst."},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Chu, D., Jaffar, J., Maghareh, R.: Precise cache timing analysis via symbolic execution. In: 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Vienna, Austria, 11\u201314 April 2016, pp. 293\u2013304. IEEE Computer Society (2016). http:\/\/dx.doi.org\/10.1109\/RTAS.2016.7461358","DOI":"10.1109\/RTAS.2016.7461358"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Clarkson, M.R., Schneider, F.B.: Hyperproperties. In: Proceedings of the 21st IEEE Computer Security Foundations Symposium, CSF 2008, Pittsburgh, Pennsylvania, 23\u201325 June 2008, pp. 51\u201365 (2008). http:\/\/dx.doi.org\/10.1109\/CSF.2008.7","DOI":"10.1109\/CSF.2008.7"},{"issue":"1","key":"2_CR7","doi-asserted-by":"publisher","first-page":"4:1","DOI":"10.1145\/2756550","volume":"18","author":"G Doychev","year":"2015","unstructured":"Doychev, G., K\u00f6pf, B., Mauborgne, L., Reineke, J.: CacheAudit: a tool for the static analysis of cache side channels. ACM Trans. Inf. Syst. Secur. 18(1), 4:1\u20134:32 (2015). http:\/\/doi.acm.org\/10.1145\/2756550","journal-title":"ACM Trans. Inf. Syst. Secur."},{"key":"2_CR8","unstructured":"Falk, H., Altmeyer, S., Hellinckx, P., Lisper, B., Puffitsch, W., Rochange, C., Schoeberl, M., Sorensen, R.B., W\u00e4gemann, P., Wegener, S.: TACLeBench: a benchmark collection to support worst-case execution time research. In: 16th International Workshop on Worst-Case Execution Time Analysis, WCET 2016, Toulouse, France, 5 July 2016, pp. 2:1\u20132:10 (2016). http:\/\/dx.doi.org\/10.4230\/OASIcs.WCET.2016.2"},{"issue":"2\u20133","key":"2_CR9","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1023\/A:1008186323068","volume":"17","author":"C Ferdinand","year":"1999","unstructured":"Ferdinand, C., Wilhelm, R.: Efficient and precise cache behavior prediction for real-time systems. Real-Time Syst. 17(2\u20133), 131\u2013181 (1999)","journal-title":"Real-Time Syst."},{"key":"2_CR10","unstructured":"Lundqvist, T., Stenstr\u00f6m, P.: Timing anomalies in dynamically scheduled microprocessors. In: 20th IEEE Real-Time Systems Symposium (RTSS) (1999)"},{"issue":"1","key":"2_CR11","first-page":"05:1","volume":"3","author":"M Lv","year":"2016","unstructured":"Lv, M., Guan, N., Reineke, J., Wilhelm, R., Yi, W.: A survey on static cache analysis for real-time systems. Leibniz Trans. Embedded Syst. 3(1), 05:1\u201305:48 (2016). http:\/\/ojs.dagstuhl.de\/index.php\/lites\/article\/view\/LITES-v003-i001-a005","journal-title":"Leibniz Trans. Embedded Syst."},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Lv, M., Yi, W., Guan, N., Yu, G.: Combining abstract interpretation with model checking for timing analysis of multicore software. In: Proceedings of the 31st IEEE Real-Time Systems Symposium, RTSS 2010, San Diego, California, USA, 30 November\u20133 December 2010, pp. 339\u2013349. IEEE Computer Society (2010). http:\/\/dx.doi.org\/10.1109\/RTSS.2010.30","DOI":"10.1109\/RTSS.2010.30"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Metta, R., Becker, M., Bokil, P., Chakraborty, S., Venkatesh, R.: TIC: a scalable model checking based approach to WCET estimation. In: Kuo, T., Whalley, D.B. (eds.) Proceedings of the 17th ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems, LCTES 2016, Santa Barbara, CA, USA, 13\u201314 June 2016, pp. 72\u201381. ACM (2016). http:\/\/doi.acm.org\/10.1145\/2907950.2907961","DOI":"10.1145\/2907950.2907961"},{"key":"2_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1007\/978-3-642-23702-7_27","volume-title":"Static Analysis","author":"D Monniaux","year":"2011","unstructured":"Monniaux, D., Gonnord, L.: Using bounded model checking to focus fixpoint iterations. In: Yahav, E. (ed.) SAS 2011. LNCS, vol. 6887, pp. 369\u2013385. Springer, Heidelberg (2011). doi:10.1007\/978-3-642-23702-7_27"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Mowery, K., Keelveedhi, S., Shacham, H.: Are AES x86 cache timing attacks still feasible? In: Cloud Computing Security Workshop, pp. 19\u201324. ACM, New York (2012)","DOI":"10.1145\/2381913.2381917"},{"key":"2_CR16","unstructured":"Reineke, J.: Caches in WCET analysis: predictability, competitiveness, sensitivity. Ph.D. thesis, Universit\u00e4t des Saarlandes (2008)"},{"key":"2_CR17","unstructured":"Reineke, J., et al.: A definition and classification of timing anomalies. In: 6th International Workshop on Worst-Case Execution Time Analysis (WCET), July 2006"},{"issue":"5","key":"2_CR18","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1145\/1275497.1275501","volume":"29","author":"X Rival","year":"2007","unstructured":"Rival, X., Mauborgne, L.: The trace partitioning abstract domain. ACM Trans. Program. Lang. Syst. (TOPLAS) 29(5), 26 (2007)","journal-title":"ACM Trans. Program. Lang. Syst. (TOPLAS)"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Touzeau, V., Maiza, C., Monniaux, D., Reineke, J.: Ascertaining uncertainty for efficient exact cache analysis. Technical report TR-2017-2, VERIMAG (2017)","DOI":"10.1007\/978-3-319-63390-9_2"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D.B., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P.P., Staschulat, J., Stenstr\u00f6m, P.: The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embedded Comput. Syst. 7(3) (2008). Article 36","DOI":"10.1145\/1347375.1347389"},{"issue":"1","key":"2_CR21","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. SIGARCH Comput. Archit. News 23(1), 20\u201324 (1995). http:\/\/doi.acm.org\/10.1145\/216585.216588","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-63390-9_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T00:06:38Z","timestamp":1626134798000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-63390-9_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319633893","9783319633909"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-63390-9_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"13 July 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CAV","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computer Aided Verification","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Heidelberg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 July 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 July 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cav2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/cavconference.org\/2017\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}