{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T07:50:06Z","timestamp":1742975406693,"version":"3.40.3"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319639628"},{"type":"electronic","value":"9783319639628"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-63962-8_170-1","type":"book-chapter","created":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T21:47:53Z","timestamp":1527630473000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Emerging Hardware Technologies"],"prefix":"10.1007","author":[{"given":"Xuntao","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Bingsheng","family":"He","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,20]]},"reference":[{"unstructured":"Aliyun (2017) FPGA cloud server. https:\/\/cn.aliyun.com\/product\/ecs\/fpga. Online; Accessed 11 Nov 2017","key":"170-1_CR1"},{"unstructured":"Amazon (2017) Amazon EC2 F1 instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/?nc1=h_ls. Online; Accessed 11 Nov 2017","key":"170-1_CR2"},{"unstructured":"Anandtech (2017) Huawei shows unannounced Kirin 970 at IFA 2017: dedicated neural processing unit. https:\/\/soylentnews.org\/article.pl?sid=17\/09\/06\/1127209. Online; Accessed 11 Nov 2017","key":"170-1_CR3"},{"doi-asserted-by":"crossref","unstructured":"Burr GW, Kurdi BN, Scott JC, Lam CH, Gopalakrishnan K, Shenoy RS (2008) Overview of candidate device technologies for storage-class memory. IBM J Res Dev 52(4.5):449\u2013464","key":"170-1_CR4","DOI":"10.1147\/rd.524.0449"},{"doi-asserted-by":"crossref","unstructured":"Burr GW, Shelby RM, Sidler S, Di Nolfo C, Jang J, Boybat I, Shenoy RS, Narayanan P, Virwani K, Giacometti EU et al (2015) Experimental demonstration and tolerancing of a large-scale neural network (1,65,000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans Electron Devices 62(11):3498\u20133507","key":"170-1_CR5","DOI":"10.1109\/TED.2015.2439635"},{"unstructured":"Google (2017) Google TPU. https:\/\/cloud.google.com\/tpu\/. Online; Accessed 26 Mar 2018","key":"170-1_CR6"},{"unstructured":"Intel (2017a) A new FPGA architecture and leading-edge FinFET process technology promise to meet next-generation system requirements. https:\/\/www.altera. com\/en_US\/pdfs\/literature\/wp\/wp-01220-hyperflex-arc hitecture-fpga-socs.pdf. Online; Accessed 11 Nov 2017","key":"170-1_CR7"},{"unstructured":"Intel (2017b) Hybrid memory cubes. https:\/\/www.altera. com\/solutions\/technology\/serial-memory\/hybrid-mem ory-cubes.html. Online; Accessed 11 Nov 2017","key":"170-1_CR8"},{"unstructured":"Intel (2017c) Intel 14 nm technology. https:\/\/www.intel.sg\/content\/www\/xa\/en\/silicon-innovations\/intel-14nm-technology.html. Online; Accessed 11 Nov 2017","key":"170-1_CR9"},{"unstructured":"Intel (2017d) Intel advanced vector extensions 512. https:\/\/www.intel.sg\/content\/www\/xa\/en\/architecture-and-technology\/avx-512-overview.html. Online; Accessed 12 Nov 2017","key":"170-1_CR10"},{"unstructured":"Intel (2017e) Intel\u24c7 Omni-Path Fabric 100 series. https:\/\/ www.intel.sg\/content\/www\/xa\/en\/high-performance-co mputing-fabrics\/omni-path-architecture-fabric-overvi ew.html. Online; Accessed 12 Nov 2017","key":"170-1_CR11"},{"unstructured":"Intel (2017f) Intel Xeon Phi processors. https:\/\/www.in tel.com\/content\/www\/us\/en\/products\/processors\/xeon- phi\/xeon-phi-processors.html. Online; Accessed 12 Nov 2017","key":"170-1_CR12"},{"unstructured":"Intel (2017g) Transceiver technology. https:\/\/www.altera.com\/solutions\/technology\/transceiver\/overview.html. Online; Accessed 11 Nov 2017","key":"170-1_CR13"},{"unstructured":"JEDEC Solid State Technology Association (2014) Wide I\/O single data rate (Wide I\/O SDR), JESD229. https:\/\/www.jedec.org\/system\/files\/docs\/JESD229.pdf","key":"170-1_CR14"},{"unstructured":"JEDEC Solid State Technology Association (2015) High bandwidth memory (HBM) DRAM, JESD235A. https:\/\/www.jedec.org\/system\/files\/docs\/JESD235A.pdf","key":"170-1_CR15"},{"doi-asserted-by":"crossref","unstructured":"Jouppi NP, Young C, Patil N, Patterson D, Agrawal G, Bajwa R, Bates S, Bhatia S, Boden N, Al Borchers et al (2017) In-datacenter performance analysis of a tensor processing unit. arXiv preprint. arXiv:1704.04760","key":"170-1_CR16","DOI":"10.1145\/3079856.3080246"},{"doi-asserted-by":"crossref","unstructured":"Lu X, Rahman MWU, Islam N, Shankar D, Panda DK (2014) Accelerating spark with RDMA for big data processing: early experiences. In: 2014 IEEE 22nd annual symposium on high-performance interconnects, pp 9\u201316","key":"170-1_CR17","DOI":"10.1109\/HOTI.2014.15"},{"unstructured":"Martindale J (2017) Hard drives of the future will be faster and larger thanks to new glass platters. https:\/\/www.digitaltrends.com\/. Online; Accessed 26 Dec 2017","key":"170-1_CR18"},{"unstructured":"NVIDIA (2014) NVIDIA NVLink TM high-speed interconnect. http:\/\/info.nvidianews.com\/rs\/nvidia\/images\/ NVIDIA%20NVLink%20High-Speed%20Interconne ct%20Application%20Performance%20Brief.pdf. Online; Accessed 12 Nov 2017","key":"170-1_CR19"},{"doi-asserted-by":"crossref","unstructured":"Schmit H, Huang R (2016) Dissecting xeon+ FPGA: why the integration of cpus and FPGAs makes a power difference for the datacenter. In: Proceedings of the 2016 international symposium on low power electronics and design. ACM, pp 152\u2013153","key":"170-1_CR20","DOI":"10.1145\/2934583.2953983"},{"doi-asserted-by":"crossref","unstructured":"Vincent AF, Larroque J, Locatelli N, Romdhane NB, Bichler O, Gamrat C, Zhao WS, Klein J-O, Galdin-Retailleau S, Querlioz D (2015) Spin-transfer torque magnetic memory as a stochastic memristive synapse for neuromorphic systems. IEEE Trans Biomed Circuits Syst 9(2):166\u2013174","key":"170-1_CR21","DOI":"10.1109\/TBCAS.2015.2414423"},{"doi-asserted-by":"crossref","unstructured":"Weyerhaeuser C, Mindnich T, Faerber F, Lehner W (2008) Exploiting graphic card processor technology to accelerate data mining queries in sap netweaver bia. In: IEEE international conference on data mining workshops, 2008 (ICDMW\u201908). IEEE, pp 506\u2013515","key":"170-1_CR22","DOI":"10.1109\/ICDMW.2008.61"},{"unstructured":"Wong H-SP, Lee H-Y, Yu S, Chen Y-S, Wu Y, Chen P-S, Lee B, Chen FT, Tsai M-J (2012) Metal\u2013oxide RRAM. Proc IEEE 100(6):1951\u20131970","key":"170-1_CR23"},{"unstructured":"Wu R, Zhang B, Hsu M (2009) Gpu-accelerated large scale analytics. IACM UCHPC","key":"170-1_CR24"},{"unstructured":"Xilinx (2017a) All programmable 3D ICs. https:\/\/www.xilinx.com\/products\/silicon-devices\/3dic.html. Online; Accessed 11 Nov 2017","key":"170-1_CR25"},{"unstructured":"Xilinx (2017b) Delivering a generation ahead at 20 nm and 16 nm. https:\/\/www.xilinx.com\/about\/generation-ahead-16nm.html. Online; Accessed 11 Nov 2017.","key":"170-1_CR26"},{"unstructured":"Xilinx (2017c) Integrated HBM and RAM. https:\/\/www.xilinx.com\/products\/technology\/memory.html. Online; Accessed 11 Nov 2017","key":"170-1_CR27"},{"doi-asserted-by":"crossref","unstructured":"Zhu Q, Akin B, Sumbul HE, Sadi F, Hoe JC, Pileggi L, Franchetti F (2013) A 3d-stacked logic-in-memory accelerator for application-specific data intensive computing. In: 3D systems integration conference (3DIC), 2013 IEEE international. IEEE, pp 1\u20137","key":"170-1_CR28","DOI":"10.1109\/3DIC.2013.6702348"}],"container-title":["Encyclopedia of Big Data Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-63962-8_170-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T02:57:30Z","timestamp":1557457050000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-63962-8_170-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319639628","9783319639628"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-63962-8_170-1","relation":{},"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"20 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}