{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T23:23:19Z","timestamp":1742944999059,"version":"3.40.3"},"publisher-location":"Cham","reference-count":51,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319639628"},{"type":"electronic","value":"9783319639628"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-63962-8_311-1","type":"book-chapter","created":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T02:01:51Z","timestamp":1531965711000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-Assisted Compression"],"prefix":"10.1007","author":[{"given":"K.","family":"Sayood","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Balkir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,18]]},"reference":[{"issue":"6","key":"311-1_CR1","doi-asserted-by":"publisher","first-page":"1641","DOI":"10.1109\/TBME.2012.2191407","volume":"59","author":"A. S. Alvarado","year":"2012","unstructured":"Alvarado AS, Lakshminarayan C, Principe JC (2012) Time-based compression and classification of heartbeats. IEEE Trans Biomed Eng 59(6):1641\u20131648","journal-title":"IEEE Transactions on Biomedical Engineering"},{"key":"311-1_CR2","doi-asserted-by":"crossref","unstructured":"Amar\u00fa L, Gaillardon P-E, Burg A, De Micheli G (2014) Data compression via logic synthesis. In: 19th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 628\u2013633","DOI":"10.1109\/ASPDAC.2014.6742961"},{"key":"311-1_CR3","unstructured":"Amer I, Badawy W, Jullien G (2005) A high-performance hardware implementation of the H.264 simplified 8\/spl times\/8 transformation and quantization [video coding]. In: IEEE International Conference on acoustics, speech, and signal processing, proceedings (ICASSP\u201905). , vol 2. IEEE, pp ii\u20131137"},{"issue":"3","key":"311-1_CR4","doi-asserted-by":"publisher","first-page":"537","DOI":"10.1016\/j.adhoc.2008.06.003","volume":"7","author":"Giuseppe Anastasi","year":"2009","unstructured":"Anastasi G, Conti M, Francesco MD, Passarella A (2009) Energy conservation in wireless sensor networks: a survey. Ad Hoc Netw 7(3):537\u2013568","journal-title":"Ad Hoc Networks"},{"key":"311-1_CR5","doi-asserted-by":"crossref","unstructured":"Benini L, Bruni D, Macii A, Macii E (2002) Hardware-assisted data compression for energy minimization in systems with embedded processors. In: Proceedings of the conference on design, automation and test in Europe. IEEE Computer Society, pp 449","DOI":"10.1109\/DATE.2002.998312"},{"key":"311-1_CR6","unstructured":"Cardoso BB, Gomes JGRC (2014) CMOS imager with focal-plane image compression based on the EZW algorithm. In: 2014 IEEE 5th Latin American symposium on circuits and systems. pp 1\u20134"},{"issue":"3","key":"311-1_CR7","doi-asserted-by":"publisher","first-page":"439","DOI":"10.1109\/76.836290","volume":"10","author":"T-S Chang","year":"2000","unstructured":"Chang T-S, Kung C-S, Jen C-W (2000) A simple processor core design for DCT\/IDCT. IEEE Trans Circuits Syst Video Technol 10(3):439\u2013447","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"311-1_CR8","unstructured":"Cheng J-M, Duyanovich LM (1995) Fast and highly reliable IBMLZ1 compression chip and algorithm for storage. In: IEEE [IEE95]. pp 143\u2013154"},{"issue":"5","key":"311-1_CR9","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1109\/TCSVT.2014.2363748","volume":"25","author":"YH Chen","year":"2015","unstructured":"Chen YH, Sze V (2015) A deeply pipelined cabac decoder for HEVC supporting level 6.2 high-tier applications. IEEE Trans Circuits Syst Video Technol 25(5):856\u2013868","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"issue":"4","key":"311-1_CR10","doi-asserted-by":"publisher","first-page":"538","DOI":"10.1109\/TVLSI.2009.2038388","volume":"19","author":"S Chen","year":"2011","unstructured":"Chen S, Bermak A, Wang Y (2011) A CMOS image sensor with on-chip image compression based on predictive boundary adaptation and memoryless QTD algorithm. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(4):538\u2013547","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"6","key":"311-1_CR11","doi-asserted-by":"publisher","first-page":"778","DOI":"10.1109\/TMM.2015.2418995","volume":"17","author":"S Cho","year":"2015","unstructured":"Cho S, Kim H, Kim HY, Kim M (2015) Efficient in-loop filtering across tile boundaries for multi-core HEVC hardware decoders with 4K\/8K-UHD video applications. IEEE Trans Multimedia 17(6):778\u2013791","journal-title":"IEEE Trans Multimedia"},{"issue":"1","key":"311-1_CR12","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/TBME.2014.2342879","volume":"62","author":"CJ Deepu","year":"2015","unstructured":"Deepu CJ, Lian Y (2015) A joint QRS detection and data compression scheme for wearable sensors. IEEE Trans Biomed Eng 62(1):165\u2013175","journal-title":"IEEE Trans Biomed Eng"},{"key":"311-1_CR13","doi-asserted-by":"crossref","unstructured":"Deepu CJ, Zhang XY, Wong DLT, Lian Y (2016) An ECG-on-chip with joint QRS detection & data compression for wearable sensors. In: 2016 IEEE international symposium on circuits and systems (ISCAS). IEEE, pp 2908\u20132908","DOI":"10.1109\/ISCAS.2016.7539211"},{"key":"311-1_CR14","doi-asserted-by":"crossref","unstructured":"Ekman M, Stenstrom P (2005) A robust main-memory compression scheme. In: ACM SIGARCH computer architecture news, vol 33. IEEE Computer Society, pp 74\u201385","DOI":"10.1109\/ISCA.2005.6"},{"key":"311-1_CR15","doi-asserted-by":"crossref","unstructured":"Estevo Filho R de M, Gomes JGRC, Petraglia A (2013) Codebook improvements for a CMOS imager with focal-plane vector quantization. In: 2013 IEEE 4th Latin American symposium on circuits and systems (LASCAS), pp 1\u20134","DOI":"10.1109\/LASCAS.2013.6519052"},{"issue":"2","key":"311-1_CR16","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1147\/rd.452.0245","volume":"45","author":"PA Franaszek","year":"2001","unstructured":"Franaszek PA, Heidelberger P, Poff DE, Robinson JT (2001) Algorithms and data structures for compressed-memory machines. IBM J Res Dev 45(2):245\u2013258","journal-title":"IBM J Res Dev"},{"issue":"4","key":"311-1_CR17","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1109\/TCSVT.2004.825575","volume":"14","author":"D Gong","year":"2004","unstructured":"Gong D, He Y, Cao Z (2004) New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse. IEEE Trans Circuits Syst Video Technol 14(4):405\u2013415","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"issue":"2","key":"311-1_CR18","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1007\/s11277-013-1588-8","volume":"77","author":"KK Hasan","year":"2014","unstructured":"Hasan KK, Ngah UK, Salleh MFM (2014) Efficient hardware-based image compression schemes for wireless sensor networks: a survey. Wirel Pers Commun 77(2):1415\u20131436","journal-title":"Wirel Pers Commun"},{"key":"311-1_CR19","unstructured":"ITU-T Recomendation H.261 (1993) Video codec for audiovisual services at p\u2009\u00d7\u200964 kbit\/s"},{"issue":"1","key":"311-1_CR20","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MEMB.2009.935466","volume":"29","author":"A Karargyris","year":"2010","unstructured":"Karargyris A, Bourbakis N (2010) Wireless capsule endoscopy and endoscopic imaging: a survey on various methodologies presented. IEEE Eng Med Biol Mag 29(1):72\u201383","journal-title":"IEEE Eng Med Biol Mag"},{"issue":"2","key":"311-1_CR21","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/TCE.2006.1649676","volume":"52","author":"G Khurana","year":"2006","unstructured":"Khurana G, Kassim AA, Chua TP, Mi MB (2006) A pipelined hardware implementation of in-loop deblocking filter in H.264\/AVC. IEEE Trans Consum Electron 52(2):536\u2013540","journal-title":"IEEE Trans Consum Electron"},{"key":"311-1_CR22","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1016\/j.displa.2015.05.008","volume":"40","author":"S Kim","year":"2015","unstructured":"Kim S, Lee D, Kim H, Truong NX, Kim J-S (2015) An enhanced one-dimensional SPIHT algorithm and its implementation for TV systems. Displays 40:68\u201377","journal-title":"Displays"},{"key":"311-1_CR23","unstructured":"Kjelso M, Gooch M, Jones S (1996) Design and performance of a main memory hardware data compressor. In: Beyond 2000: Proceedings of the 22nd EUROMICRO conference hardware and software design strategies, EUROMICRO 96. IEEE, pp 423\u2013430"},{"key":"311-1_CR24","unstructured":"Leon-Salas WD, Balkir S, Sayood K, Hoffman MW, Schemm N (2006) A CMOS imager with focal plane compression. In: Proceedings of IEEE international symposium on circuits and systems, ISCAS 2006. IEEE, pp 4\u2013pp"},{"issue":"11","key":"311-1_CR25","doi-asserted-by":"publisher","first-page":"2555","DOI":"10.1109\/JSSC.2007.907191","volume":"42","author":"WD Leon-Salas","year":"2007","unstructured":"Leon-Salas WD, Balkir S, Sayood K, Schemm N, Hoffman MW (2007) A CMOS imager with focal plane compression using predictive coding. IEEE J Solid-State Circuits 42(11):2555\u20132572","journal-title":"IEEE J Solid-State Circuits"},{"key":"311-1_CR26","unstructured":"Lin Z, Hoffman MW, Leon WD, Schemm N, Balkir S (2008) A CMOS image sensor with focal plane spiht image compression. In: 2008 IEEE international symposium on circuits and systems. pp 2134\u20132137"},{"key":"311-1_CR27","doi-asserted-by":"crossref","unstructured":"Loeffler C, Ligtenberg A, Moschytz GS (1989) Practical fast 1-D DCT algorithms with 11 multiplications. In: 1989 international conference on acoustics, speech, and signal processing, ICASSP-89. IEEE, pp 988\u2013991","DOI":"10.1109\/ICASSP.1989.266596"},{"issue":"7","key":"311-1_CR28","first-page":"47","volume":"113","author":"I Martisius","year":"2011","unstructured":"Martisius I, Birvinskas D, Jusas V, Tamosevicius Z (2011) A 2-D DCT hardware codec based on loeffler algorithm. Elektronika ir Elektrotechnika 113(7):47\u201350","journal-title":"Elektronika ir Elektrotechnika"},{"key":"311-1_CR29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-4587-7","volume-title":"MPEG video compression standard","author":"JL Mitchell","year":"1997","unstructured":"Mitchell JL, Pennebaker WB, Fogg CE, and LeGall DJ (1997) MPEG video compression standard. Chapman and Hall, London"},{"issue":"1","key":"311-1_CR30","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TCSVT.2013.2276862","volume":"24","author":"PK Meher","year":"2014","unstructured":"Meher PK, Park SY, Mohanty BK, Lim KS, Yeo C (2014) Efficient integer DCT architectures for HEVC. IEEE Trans Circuits Syst Video Technol 24(1):168\u2013178","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"issue":"2","key":"311-1_CR31","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1109\/TCE.2006.1649684","volume":"52","author":"YL Nunez-Yanez","year":"2006","unstructured":"Nunez-Yanez YL, Chouliaras VA, Alfonso D, Rovati FS (2006) Hardware assisted rate distortion optimization with embedded cabac accelerator for the H.264 advanced video codec. IEEE Trans Consum Electron 52(2):590\u2013597","journal-title":"IEEE Trans Consum Electron"},{"issue":"5","key":"311-1_CR32","doi-asserted-by":"publisher","first-page":"1331","DOI":"10.1109\/TCSI.2012.2226505","volume":"60","author":"FDVR Oliveira","year":"2013","unstructured":"Oliveira FDVR, Haas HL, Gomes JGRC, Petraglia A (2013) CMOS imager with focal-plane analog image compression combining DPCM and VQ. IEEE Trans Circuits Syst I: Regular Papers 60(5):1331\u20131344","journal-title":"IEEE Trans Circuits Syst I: Regular Papers"},{"issue":"1","key":"311-1_CR33","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TCSI.2006.887976","volume":"54","author":"A Olyaei","year":"2007","unstructured":"Olyaei A, Genov R (2007) Focal-plane spatially oversampling cmos image compression sensor. IEEE Trans Circuits Syst I Regul Pap 54(1):26\u201334","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"2","key":"311-1_CR34","doi-asserted-by":"publisher","first-page":"203","DOI":"10.5573\/JSTS.2012.12.2.203","volume":"12","author":"J-S Park","year":"2012","unstructured":"Park J-S, Nam W-J, Han S-M, Lee S-S (2012) 2-D large inverse transform (16\u2009\u00d7\u200916, 32\u2009\u00d7\u200932) for HEVC (high efficiency video coding). JSTS: J Semicond Technol Sci 12(2):203\u2013211","journal-title":"JSTS: J Semicond Technol Sci"},{"issue":"6","key":"311-1_CR35","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1049\/iet-ipr.2014.0277","volume":"9","author":"G Pastuszak","year":"2014","unstructured":"Pastuszak G (2014) Hardware architectures for the H.265\/HEVC discrete cosine transform. IET Image Process 9(6):468\u2013477","journal-title":"IET Image Process"},{"issue":"2","key":"311-1_CR36","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/5.364465","volume":"83","author":"P Pirsch","year":"1995","unstructured":"Pirsch P, Demassieux N, Gehrke W (1995) VLSI architectures for video compression-a survey. Proc IEEE 83(2):220\u2013246","journal-title":"Proc IEEE"},{"key":"311-1_CR37","doi-asserted-by":"crossref","unstructured":"Peng B, Ding D, Zhu X, Yu L (2013) A hardware cabac encoder for HEVC. In: 2013 IEEE international symposium on circuits and systems (ISCAS2013), pp 1372\u20131375","DOI":"10.1109\/ISCAS.2013.6572110"},{"key":"311-1_CR38","volume-title":"Discrete Cosine transform \u2013 algorithms, advantages, applications","author":"KR Rao","year":"1990","unstructured":"Rao KR, Yip P (1990) Discrete Cosine transform \u2013 algorithms, advantages, applications. Academic Press, San Diego"},{"key":"311-1_CR39","doi-asserted-by":"crossref","unstructured":"Ranjan A, Raha A, Raghunathan V, Raghunathan A (2017) Approximate memory compression for energy-efficiency. In: 2017 IEEE\/ACM international symposium on low power electronics and design (ISLPED), pp 1\u20136","DOI":"10.1109\/ISLPED.2017.8009173"},{"key":"311-1_CR40","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1109\/76.499834","volume":"6","author":"A Said","year":"1996","unstructured":"Said A, Pearlman WA (1996) A new fast and efficient coder based on set partitioning in hierarchical trees. IEEE Trans Circuits Syst Video Technol 6:243\u2013250","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"311-1_CR41","doi-asserted-by":"crossref","unstructured":"Sarmiento D, Pang Z, Sanchez MF, Chen Q, Tenhunen H, Zheng L-R (2010) Mobile wireless sensor system for tracking and environmental supervision. In: 2010 IEEE international symposium on industrial electronics (ISIE). IEEE, pp 470\u2013477","DOI":"10.1109\/ISIE.2010.5637855"},{"issue":"3","key":"311-1_CR42","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1109\/MM.2014.42","volume":"34","author":"S Sardashti","year":"2014","unstructured":"Sardashti S, Wood DA (2014) Decoupled compressed cache: exploiting spatial locality for energy optimization. IEEE Micro 34(3):91\u201399","journal-title":"IEEE Micro"},{"issue":"5","key":"311-1_CR43","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00683ED1V01Y201511CAC036","volume":"10","author":"S Sardashti","year":"2015","unstructured":"Sardashti S, Arelakis A, Stenstr\u00f6m P, Wood DA (2015) A primer on compression in the memory hierarchy. Synthesis Lect Comput Archit 10(5):1\u201386","journal-title":"Synthesis Lect Comput Archit"},{"key":"311-1_CR44","volume-title":"Introduction to data compression","author":"K Sayood","year":"2017","unstructured":"Sayood K (2017) Introduction to data compression, 5th edn. Morgan Kauffman-Elsevier, San Francisco","edition":"5"},{"issue":"2","key":"311-1_CR45","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1109\/JSSC.2016.2613094","volume":"52","author":"JA Schmitz","year":"2017","unstructured":"Schmitz JA, Gharzai MK, Balk\u0131r S, Hoffman MW, White DJ, Schemm N (2017) A 1000 frames\/s vision chip using scalable pixel-neighborhood-level parallel processing. IEEE J Solid-State Circuits 52(2):556\u2013568","journal-title":"IEEE J Solid-State Circuits"},{"issue":"6","key":"311-1_CR46","doi-asserted-by":"publisher","first-page":"1046","DOI":"10.1109\/JBHI.2013.2266101","volume":"17","author":"P Turcza","year":"2013","unstructured":"Turcza P, Duplaga M (2013) Hardware-efficient low-power image processing system for wireless capsule endoscopy. IEEE J Biomed Health Inf 17(6): 1046\u20131056","journal-title":"IEEE J Biomed Health Inf"},{"issue":"2","key":"311-1_CR47","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1147\/rd.452.0271","volume":"45","author":"RB Tremaine","year":"2001","unstructured":"Tremaine RB, Franaszek PA, Robinson JT, Schulz CO, Smith TB, Wazlowski ME, Bland PM (2001) IBM memory expansion technology (MXT). IBM J Res Dev 45(2):271\u2013285","journal-title":"IBM J Res Dev"},{"key":"311-1_CR48","unstructured":"Wahid K, Ko S-B, Teng D (2008) Efficient hardware implementation of an image compressor for wireless capsule endoscopy applications. In: IEEE international joint conference on neural networks, IJCNN 2008. IEEE World congress on computational intelligence. IEEE, pp 2761\u20132765"},{"key":"311-1_CR49","doi-asserted-by":"crossref","unstructured":"Wang HT, WD-Salas L (2012) A multiresolution algorithm for focal-plane compression. In: 2012 IEEE international symposium on circuits and systems. pp 926\u2013929","DOI":"10.1109\/ISCAS.2012.6272195"},{"issue":"3","key":"311-1_CR50","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","volume":"IT-23","author":"J Ziv","year":"1977","unstructured":"Ziv J, Lempel A (1977) A universal algorithm for data compression. IEEE Trans Inf Theory IT-23(3):337\u2013343","journal-title":"IEEE Trans Inf Theory"},{"issue":"3","key":"311-1_CR51","first-page":"31","volume":"12","author":"J Zhao","year":"2015","unstructured":"Zhao J, Li S, Chang J, Byrne JL, Ramirez LL, Lim K, Xie Y, Faraboschi P (2015) Buri: scaling big-memory computing with hardware-based memory expansion. ACM Trans Archit Code Optim (TACO) 12(3):31","journal-title":"ACM Trans Archit Code Optim (TACO)"}],"container-title":["Encyclopedia of Big Data Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-63962-8_311-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T03:02:26Z","timestamp":1557457346000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-63962-8_311-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319639628","9783319639628"],"references-count":51,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-63962-8_311-1","relation":{},"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"18 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}