{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T18:27:48Z","timestamp":1725906468555},"publisher-location":"Cham","reference-count":39,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319646466"},{"type":"electronic","value":"9783319646473"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-64647-3_2","type":"book-chapter","created":{"date-parts":[[2017,7,28]],"date-time":"2017-07-28T15:33:27Z","timestamp":1501256007000},"page":"19-33","source":"Crossref","is-referenced-by-count":8,"title":["Scaling Trends for Dual-Rail Logic Styles Against Side-Channel Attacks: A Case-Study"],"prefix":"10.1007","author":[{"given":"Kashif","family":"Nawaz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinal","family":"Kamel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Denis","family":"Flandre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,7,29]]},"reference":[{"issue":"3","key":"2_CR1","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"M Allam","year":"2001","unstructured":"Allam, M., Elmasry, M.: Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE J. Solid-State Circ. 36(3), 550\u2013558 (2001)","journal-title":"IEEE J. Solid-State Circ."},{"key":"2_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11894063_1","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"C Archambeau","year":"2006","unstructured":"Archambeau, C., Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Template attacks in principal subspaces. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 1\u201314. Springer, Heidelberg (2006). doi: 10.1007\/11894063_1"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Bellizia, D., Bongiovanni, S., Monsurro, P., Scotti, G., Trifiletti, A.: Univariate power analysis attacks exploiting static dissipation of nanometer CMOS VLSI circuits for cryptographic applications. IEEE Trans. Emerg. Top. Comput. PP(99), 1 (2016)","DOI":"10.1109\/TETC.2016.2563322"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Bol, D., Kamel, D., Flandre, D., Legat, J.-D.: Nanometer MOSFET effects on the minimum-energy point of 45\u00a0nm subthreshold logic. In: Proceedings of the 2009 International Symposium on Low Power Electronics and Design, San Fancisco, CA, USA, 19\u201321 August 2009, pp. 3\u20138 (2009)","DOI":"10.1145\/1594233.1594237"},{"key":"2_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"E Brier","year":"2004","unstructured":"Brier, E., Clavier, C., Olivier, F.: Correlation power analysis with a leakage model. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 16\u201329. Springer, Heidelberg (2004). doi: 10.1007\/978-3-540-28632-5_2"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Chari, S., Jutla, C.S., Rao, J.R., Rohatgi, P.: Towards sound approaches to counteract power-analysis attacks. In: Wiener [38], pp. 398\u2013412","DOI":"10.1007\/3-540-48405-1_26"},{"key":"2_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/3-540-36400-5_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S Chari","year":"2003","unstructured":"Chari, S., Rao, J.R., Rohatgi, P.: Template attacks. In: Kaliski, B.S., Ko\u00e7, K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 13\u201328. Springer, Heidelberg (2003). doi: 10.1007\/3-540-36400-5_3"},{"key":"2_CR8","unstructured":"Deniz, Z.T., Leblebici, Y.: Low-power current mode logic for improved DPA-resistance in embedded systems. In: International Symposium on Circuits and Systems (ISCAS 2005), Kobe, Japan, 23\u201326 May 2005, pp. 1059\u20131062. IEEE (2005)"},{"key":"2_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1007\/978-3-662-46800-5_16","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2015","author":"A Duc","year":"2015","unstructured":"Duc, A., Faust, S., Standaert, F.-X.: Making masking security proofs concrete. In: Oswald, E., Fischlin, M. (eds.) EUROCRYPT 2015. LNCS, vol. 9056, pp. 401\u2013429. Springer, Heidelberg (2015). doi: 10.1007\/978-3-662-46800-5_16"},{"issue":"10","key":"2_CR10","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.1109\/JPROC.2010.2057230","volume":"98","author":"S Ghosh","year":"2010","unstructured":"Ghosh, S., Roy, K.: Parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era. Proc. IEEE 98(10), 1718\u20131751 (2010)","journal-title":"Proc. IEEE"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Giancane, L., Marietti, P., Olivieri, M., Scotti, G., Trifiletti, A.: A new dynamic differential logic style as a countermeasure to power analysis attacks. In: 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008, pp. 364\u2013367, August 2008","DOI":"10.1109\/ICECS.2008.4674866"},{"issue":"4\u20135","key":"2_CR12","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1147\/rd.504.0339","volume":"50","author":"W Haensch","year":"2006","unstructured":"Haensch, W., Nowak, E.J., Dennard, R.H., Solomon, P.M., Bryant, A., Dokumaci, O.H., Kumar, A., Wang, X., Johnson, J.B., Fischetti, M.V.: Silicon CMOS devices beyond scaling. IBM J. Res. Dev. 50(4\u20135), 339\u2013362 (2006)","journal-title":"IBM J. Res. Dev."},{"key":"2_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/11767480_16","volume-title":"Applied Cryptography and Network Security","author":"C Herbst","year":"2006","unstructured":"Herbst, C., Oswald, E., Mangard, S.: An AES smart card implementation resistant to power analysis attacks. In: Zhou, J., Yung, M., Bao, F. (eds.) ACNS 2006. LNCS, vol. 3989, pp. 239\u2013252. Springer, Heidelberg (2006). doi: 10.1007\/11767480_16"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Kamel, D., Standaert, F.X., Flandre, D.: Scaling trends of the AES S-box low power consumption in 130 and 65\u00a0nm CMOS technology nodes. In: 2009 IEEE International Symposium on Circuits and Systems, pp. 1385\u20131388, May 2009","DOI":"10.1109\/ISCAS.2009.5118023"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Kamel, D., Renauld, M., Bol, D., F.-X., Standaert, D., Flandre, D.: Analysis of dynamic differential swing limited logic for low-power secure applications. J. Low Power Electron. Appl. 2(1), 98 (2012)","DOI":"10.3390\/jlpea2010098"},{"issue":"3","key":"2_CR16","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/s13389-014-0080-z","volume":"4","author":"D Kamel","year":"2014","unstructured":"Kamel, D., Renauld, M., Flandre, D., Standaert, F.-X.: Understanding the limitations and improving the relevance of SPICE simulations in side-channel security evaluations. J. Cryptographic Eng. 4(3), 187\u2013195 (2014)","journal-title":"J. Cryptographic Eng."},{"key":"2_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1007\/978-3-642-33027-8_23","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2012","author":"S Kerckhof","year":"2012","unstructured":"Kerckhof, S., Durvaux, F., Hocquet, C., Bol, D., Standaert, F.-X.: Towards green cryptography: a comparison of lightweight ciphers from the energy viewpoint. In: Prouff, E., Schaumont, P. (eds.) CHES 2012. LNCS, vol. 7428, pp. 390\u2013407. Springer, Heidelberg (2012). doi: 10.1007\/978-3-642-33027-8_23"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener [38], pp. 388\u2013397","DOI":"10.1007\/3-540-48405-1_25"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Mac\u00e9, F., Standaert, F.-X., Quisquater, J.-J.: Information theoretic evaluation of side-channel resistant logic styles. In: Paillier and Verbauwhede [25], pp. 427\u2013442","DOI":"10.1007\/978-3-540-74735-2_29"},{"key":"2_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"222","DOI":"10.1007\/978-3-540-24660-2_18","volume-title":"Topics in Cryptology \u2013 CT-RSA 2004","author":"S Mangard","year":"2004","unstructured":"Mangard, S.: Hardware countermeasures against DPA \u2013 a statistical analysis of their effectiveness. In: Okamoto, T. (ed.) CT-RSA 2004. LNCS, vol. 2964, pp. 222\u2013235. Springer, Heidelberg (2004). doi: 10.1007\/978-3-540-24660-2_18"},{"key":"2_CR21","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks - Revealing the Secrets of Smart Cards. Springer, Heidelberg (2007)"},{"issue":"2","key":"2_CR22","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1049\/iet-ifs.2010.0096","volume":"5","author":"S Mangard","year":"2011","unstructured":"Mangard, S., Oswald, E., Standaert, F.-X.: One for all - all for one: unifying standard differential power analysis attacks. IET Inf. Secur. 5(2), 100\u2013110 (2011)","journal-title":"IET Inf. Secur."},{"key":"2_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/978-3-540-30574-3_22","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"N Mentens","year":"2005","unstructured":"Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: A systematic evaluation of compact hardware implementations for the Rijndael S-Box. In: Menezes, A. (ed.) CT-RSA 2005. LNCS, vol. 3376, pp. 323\u2013333. Springer, Heidelberg (2005). doi: 10.1007\/978-3-540-30574-3_22"},{"key":"2_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1007\/978-3-662-44709-3_31","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"A Moradi","year":"2014","unstructured":"Moradi, A.: Side-channel leakage through static power. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 562\u2013579. Springer, Heidelberg (2014). doi: 10.1007\/978-3-662-44709-3_31"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Paillier, P., Verbauwhede, I., (eds.) Proceedings of the 9th International Workshop Cryptographic Hardware and Embedded Systems - CHES 2007. LNCS, Vienna, Austria, 10\u201313 September 2007, vol. 4727. Springer, Heidelberg (2007)","DOI":"10.1007\/978-3-540-74735-2"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Popp, T., Kirschbaum, M., Zefferer, T., Mangard, S.: Evaluation of the masked logic style MDPL on a prototype chip. In: Paillier and Verbauwhede [25], pp. 81\u201394","DOI":"10.1007\/978-3-540-74735-2_6"},{"key":"2_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 172\u2013186. Springer, Heidelberg (2005). doi: 10.1007\/11545262_13"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Del Pozo, S.M., Standaert, F.-X., Kamel, D., Moradi, A.: Side-channel attacks from static power: when should we care? In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, DATE 2015, Grenoble, France, 9\u201313 March 2015, pp. 145\u2013150 (2015)","DOI":"10.7873\/DATE.2015.0712"},{"key":"2_CR29","doi-asserted-by":"crossref","unstructured":"Regazzoni, F., Eisenbarth, T., Poschmann, A., Gro\u00dfsch\u00e4dl, J., G\u00fcrkaynak, F.K., Macchetti, M., Deniz, Z.T., Pozzi, L., Paar, C., Leblebici, Y., Ienne, P.: Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology. Trans. Comput. Sci. 4, 230\u2013243 (2009)","DOI":"10.1007\/978-3-642-01004-0_13"},{"key":"2_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/978-3-642-23951-9_15","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"M Renauld","year":"2011","unstructured":"Renauld, M., Kamel, D., Standaert, F.-X., Flandre, D.: Information theoretic and security analysis of a 65-nanometer DDSLL AES S-Box. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol. 6917, pp. 223\u2013239. Springer, Heidelberg (2011). doi: 10.1007\/978-3-642-23951-9_15"},{"key":"2_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology \u2014 ASIACRYPT 2001","author":"A Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact rijndael hardware architecture with s-box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239\u2013254. Springer, Heidelberg (2001). doi: 10.1007\/3-540-45682-1_15"},{"key":"2_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/978-3-642-01001-9_26","volume-title":"Advances in Cryptology - EUROCRYPT 2009","author":"F-X Standaert","year":"2009","unstructured":"Standaert, F.-X., Malkin, T.G., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Joux, A. (ed.) EUROCRYPT 2009. LNCS, vol. 5479, pp. 443\u2013461. Springer, Heidelberg (2009). doi: 10.1007\/978-3-642-01001-9_26"},{"key":"2_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1007\/978-3-642-17373-8_7","volume-title":"Advances in Cryptology - ASIACRYPT 2010","author":"F-X Standaert","year":"2010","unstructured":"Standaert, F.-X., Veyrat-Charvillon, N., Oswald, E., Gierlichs, B., Medwed, M., Kasper, M., Mangard, S.: The world is not enough: another look on second-order DPA. In: Abe, M. (ed.) ASIACRYPT 2010. LNCS, vol. 6477, pp. 112\u2013129. Springer, Heidelberg (2010). doi: 10.1007\/978-3-642-17373-8_7"},{"key":"2_CR34","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"K Tiri","year":"2003","unstructured":"Tiri, K., Verbauwhede, I.: Securing encryption algorithms against DPA at the logic level: next generation smart card technology. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 125\u2013136. Springer, Heidelberg (2003). doi: 10.1007\/978-3-540-45238-6_11"},{"key":"2_CR35","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), Paris, France, 16\u201320 2004, pp. 246\u2013251. IEEE Computer Society, February 2004","DOI":"10.1109\/DATE.2004.1268856"},{"key":"2_CR36","unstructured":"Tiri, K., Verbauwhede, M.A.I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In: Proceedings of the 28th European Solid-State Circuits Conference, ESSCIRC 2002, pp. 403\u2013406. IEEE (2002)"},{"key":"2_CR37","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"740","DOI":"10.1007\/978-3-642-34961-4_44","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2012","author":"N Veyrat-Charvillon","year":"2012","unstructured":"Veyrat-Charvillon, N., Medwed, M., Kerckhof, S., Standaert, F.-X.: Shuffling against side-channel attacks: a comprehensive study with cautionary note. In: Wang, X., Sako, K. (eds.) ASIACRYPT 2012. LNCS, vol. 7658, pp. 740\u2013757. Springer, Heidelberg (2012). doi: 10.1007\/978-3-642-34961-4_44"},{"key":"2_CR38","unstructured":"Wiener, M.J. (ed.) 19th Annual International Cryptology Conference 1999 Proceedings Advances in Cryptology - CRYPTO 1999. LNCS, Santa Barbara, California, USA, 15\u201319 August 1999, vol. 1666. Springer, Heidelberg (1999)"},{"key":"2_CR39","unstructured":"Wild, A., Moradi, A., G\u00fcneysu, T.: GliFreD: Glitch-free duplication - towards power-equalized circuits on FPGAs. IACR Cryptology ePrint Archive 2015:124 (2015)"}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-64647-3_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,31]],"date-time":"2022-07-31T15:53:17Z","timestamp":1659282797000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-64647-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319646466","9783319646473"],"references-count":39,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-64647-3_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}