{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T22:10:09Z","timestamp":1750803009315,"version":"3.41.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319654812"},{"type":"electronic","value":"9783319654829"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-65482-9_3","type":"book-chapter","created":{"date-parts":[[2017,8,10]],"date-time":"2017-08-10T18:08:09Z","timestamp":1502388489000},"page":"33-48","source":"Crossref","is-referenced-by-count":3,"title":["Exploring FPGA-GPU Heterogeneous Architecture for ADAS: Towards Performance and Energy"],"prefix":"10.1007","author":[{"given":"Xiebing","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linlin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alois","family":"Knoll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,8,11]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Alawieh, M., Kasparek, M., Franke, N., Hupfer, J.: A high performance FPGA-GPU-CPU platform for a real-time locating system. In: 23rd European Signal Processing Conference (EUSIPCO), pp. 1576\u20131580. IEEE (2015)","DOI":"10.1109\/EUSIPCO.2015.7362649"},{"key":"3_CR2","unstructured":"Aly, M.: Caltech lanes. http:\/\/www.vision.caltech.edu\/malaa\/datasets\/caltech-lanes . Accessed 10 Mar 2017"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Asano, S., Maruyama, T., Yamaguchi, Y.: Performance comparison of FPGa, GPU and CPU in image processing. In: 19th International Conference on Field Programmable Logic and Applications (FPL), pp. 126\u2013131. IEEE (2009)","DOI":"10.1109\/FPL.2009.5272532"},{"issue":"2","key":"3_CR4","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/JETCAS.2013.2256821","volume":"3","author":"C Blair","year":"2013","unstructured":"Blair, C., Robertson, N.M., Hume, D.: Characterizing a heterogeneous system for person detection in video using histograms of oriented gradients: power versus speed versus accuracy. IEEE J. Emerg. Sel. Top. Circ. Syst. 3(2), 236\u2013247 (2013)","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Che, S., Li, J., Sheaffer, J.W., Skadron, K., Lach, J.: Accelerating compute-intensive applications with GPUs and FPGAs. In: Proceedings of the 6th IEEE Symposium on Application Specific Processors (SASP), pp. 101\u2013107. IEEE (2008)","DOI":"10.1109\/SASP.2008.4570793"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Chen, D., Singh, D.: Fractal video compression in OpenCL: an evaluation of CPUs, GPUs, and FPGAs as acceleration platforms. In: 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 297\u2013304. IEEE (2013)","DOI":"10.1109\/ASPDAC.2013.6509612"},{"issue":"4","key":"3_CR7","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1109\/TC.2009.179","volume":"59","author":"B Cope","year":"2010","unstructured":"Cope, B., Cheung, P.Y., Luk, W., Howes, L.: Performance comparison of graphics processors to reconfigurable logic: a case study. IEEE Trans. Comput. 59(4), 433\u2013448 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Da Silva, B., Braeken, A., D\u2019Hollander, E.H., Touhafi, A., Cornelis, J.G., Lemeire, J.: Comparing and combining GPU and FPGA accelerators in an image processing context. In: 23rd International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134. IEEE (2013)","DOI":"10.1109\/FPL.2013.6645552"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Fowers, J., Brown, G., Cooke, P., Stitt, G.: A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), pp. 47\u201356. ACM (2012)","DOI":"10.1145\/2145694.2145704"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Huang, K., Hu, B., Botsch, J., Madduri, N., Knoll, A.: A scalable lane detection algorithm on COTSs with OpenCL. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 229\u2013232. IEEE (2016)","DOI":"10.3850\/9783981537079_0056"},{"key":"3_CR11","unstructured":"Intel: Powerplay early power estimators and power analyzer. https:\/\/www.altera.com\/support\/support-resources\/operation-and-testing\/power\/pow-powerplay.html . Accessed 10 Mar 2017"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Meng, P., Jacobsen, M., Kastner, R.: FPGA-GPU-CPU heterogenous architecture for real-time cardiac physiological optical mapping. In: International Conference on Field-Programmable Technology (ICFPT), pp. 37\u201342. IEEE (2012)","DOI":"10.1109\/FPT.2012.6412108"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., Sheffield, D., Sim, J., Mishra, A., Venkatesh, G., Marr, D.: Accelerating binarized neural networks: comparison of FPGA, CPU, GPU, and ASIC. In: International Conference on Field-Programmable Technology (ICFPT), pp. 37\u201342. IEEE (2016)","DOI":"10.1109\/FPT.2016.7929192"},{"key":"3_CR14","unstructured":"Nvidia: Nvidia\u00ae jetson\u2122: the embedded platform for autonomous everything. http:\/\/www.nvidia.com\/object\/embedded-systems-dev-kits-modules.html . Accessed 10 Mar 2017"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Struyf, L., De Beugher, S., Van Uytsel, D.H., Kanters, F., Goedem\u00e9, T.: The battle of the giants: a case study of GPU vs FPGA optimisation for real-time image processing. In: Proceedings of the 4th International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS), vol. 1, pp. 112\u2013119. VISIGRAPP (2014)","DOI":"10.5220\/0004730301120119"},{"issue":"4","key":"3_CR16","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams, S., Waterman, A., Patterson, D.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65\u201376 (2009)","journal-title":"Commun. ACM"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-65482-9_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T21:48:27Z","timestamp":1750801707000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-65482-9_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319654812","9783319654829"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-65482-9_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}