{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T09:00:27Z","timestamp":1743152427856,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319662831"},{"type":"electronic","value":"9783319662848"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-66284-8_12","type":"book-chapter","created":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T08:14:30Z","timestamp":1504340070000},"page":"127-140","source":"Crossref","is-referenced-by-count":1,"title":["A Survey of Hardware Technologies for Mixed-Critical Integration Explored in the Project $$EMC^2$$"],"prefix":"10.1007","author":[{"given":"Haris","family":"Isakovic","sequence":"first","affiliation":[]},{"given":"Radu","family":"Grosu","sequence":"additional","affiliation":[]},{"given":"Denise","family":"Ratasich","sequence":"additional","affiliation":[]},{"given":"Jiri","family":"Kadlec","sequence":"additional","affiliation":[]},{"given":"Zdenek","family":"Pohl","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Kerrison","sequence":"additional","affiliation":[]},{"given":"Kyriakos","family":"Georgiou","sequence":"additional","affiliation":[]},{"given":"Kerstin","family":"Eder","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Druml","sequence":"additional","affiliation":[]},{"given":"Lillian","family":"Tadros","sequence":"additional","affiliation":[]},{"given":"Flemming","family":"Christensen","sequence":"additional","affiliation":[]},{"given":"Emilie","family":"Wheatley","sequence":"additional","affiliation":[]},{"given":"Bastian","family":"Farkas","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Meyer","sequence":"additional","affiliation":[]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"issue":"5","key":"12_CR1","doi-asserted-by":"publisher","first-page":"1481","DOI":"10.1002\/j.1538-7305.1962.tb03990.x","volume":"41","author":"VE Bene\u0161","year":"1962","unstructured":"Bene\u0161, V.E.: On rearrangeable three-stage connecting networks. Bell Syst. Tech. J. 41(5), 1481\u20131492 (1962). doi: 10.1002\/j.1538-7305.1962.tb03990.x . http:\/\/ieeexplore.ieee.org\/lpdocs\/epic03\/wrapper.htm?arnumber=6769814","journal-title":"Bell Syst. Tech. J."},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1002\/j.1538-7305.1953.tb01433.x","volume":"32","author":"C Clos","year":"1952","unstructured":"Clos, C.: A study of non-blocking switching networks. Bell Syst. Tech. J. 32, 406\u2013424 (1952). doi: 10.1002\/j.1538-7305.1953.tb01433.x","journal-title":"Bell Syst. Tech. J."},{"doi-asserted-by":"crossref","unstructured":"Druml, N., Fleischmann, G., Heidenreich, C., Leitner, A., Martin, H., Herndl, T., Holweg, G.: Time-of-flight 3D imaging for mixed-critical systems. In: 13th International Conference on Industrial Informatics (INDIN), pp. 1432\u20131437 (2015)","key":"12_CR3","DOI":"10.1109\/INDIN.2015.7281943"},{"issue":"1","key":"12_CR4","first-page":"8","volume":"14","author":"K Georgiou","year":"2017","unstructured":"Georgiou, K., Kerrison, S., Chamski, Z., Eder, K.: Energy transparency for deeply embedded programs. ACM Trans. Archit. Code Optim. (TACO) 14(1), 8 (2017)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"doi-asserted-by":"crossref","unstructured":"Horsinka, S.A., Meyer, R., Wagner, J., Buchty, R., Berekovic, M.: On RTL to TLM abstraction to benefit simulation performance and modeling productivity in noc design exploration. In: NoCArc 2014: Proceedings of the 2014 International Workshop on Network on Chip Architectures. ACM (2014). http:\/\/doi.acm.org\/10.1145\/2685342.2685349","key":"12_CR5","DOI":"10.1145\/2685342.2685349"},{"doi-asserted-by":"publisher","unstructured":"Isakovic, H., Grosu, R.: A heterogeneous time-triggered architecture on a hybrid system-on-a-chip platform. In: 2016 IEEE 25th International Symposium on Industrial Electronics (ISIE), pp. 244\u2013253 (2016). doi: 10.1109\/ISIE.2016.7744897","key":"12_CR6","DOI":"10.1109\/ISIE.2016.7744897"},{"doi-asserted-by":"publisher","unstructured":"Kerrison, S., May, D., Eder, K.: A benes based NoC switching architecture for mixed criticality embedded systems. In: 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC), pp. 125\u2013132 (2016). doi: 10.1109\/MCSoC.2016.50","key":"12_CR7","DOI":"10.1109\/MCSoC.2016.50"},{"doi-asserted-by":"crossref","unstructured":"Kostrzewa, A., Saidi, S., Ernst, R.: Slack-based resource arbitration for real-time. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1012\u20131017 (2016)","key":"12_CR8","DOI":"10.3850\/9783981537079_0233"},{"unstructured":"Lee, E., Seshia, S.: Introduction to Embedded Systems: A Cyber-Physical Systems Approach. Electrical Engineering and Computer Sciences, Lulu.com (2011). https:\/\/books.google.at\/books?id=MgXvLFE7HIgC","key":"12_CR9"},{"unstructured":"LLVMorg: The LLVM Compiler Infrastructure (2014). http:\/\/www.llvm.org\/","key":"12_CR10"},{"key":"12_CR11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-7324-4_2","volume-title":"SystemVerilog Assertions and Functional Coverage","author":"AB Mehta","year":"2014","unstructured":"Mehta, A.B.: System verilog assertions. In: Mehta, A.B. (ed.) SystemVerilog Assertions and Functional Coverage. Springer, New York (2014). doi: 10.1007\/978-1-4614-7324-4_2"},{"unstructured":"Meyer, R., Wagner, J., Buchty, R., Berekovic, M.: Universal scripting interface for systemc. In: DVCon Europe Conference Proceedings 2015 (2015). https:\/\/dvcon-europe.org\/sites\/dvcon-europe.org\/files\/archive\/2015\/proceedings\/DVCon_Europe_2015_TA3_1_Paper.pdf","key":"12_CR12"},{"issue":"1","key":"12_CR13","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1145\/2983623","volume":"16","author":"R Meyer","year":"2016","unstructured":"Meyer, R., Wagner, J., Farkas, B., Horsinka, S., Siegl, P., Buchty, R., Berekovic, M.: A scriptable standard-compliant reporting and logging framework for systemC. ACM Trans. Embed. Comput. Syst. 16(1), 6 (2016). doi: 10.1145\/2983623","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"1","key":"12_CR14","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/JPROC.1998.658762","volume":"86","author":"GE Moore","year":"1998","unstructured":"Moore, G.E., et al.: Cramming more components onto integrated circuits. Proc. IEEE 86(1), 82\u201385 (1998)","journal-title":"Proc. IEEE"},{"doi-asserted-by":"crossref","unstructured":"Pyka, A., Rohde, M., Uhrig, S.: Performance evaluation of the time analysable on-demand coherent cache. In: 4th IEEE International Workshop on Multicore and Multithreaded Architectures and Algorithms, Melbourne, Australia (2013)","key":"12_CR15","DOI":"10.1109\/TrustCom.2013.250"},{"issue":"6","key":"12_CR16","doi-asserted-by":"crossref","first-page":"1342","DOI":"10.1002\/cpe.3172","volume":"26","author":"A Pyka","year":"2014","unstructured":"Pyka, A., Rohde, M., Uhrig, S.: A real-time capable coherent data cache for multi-cores. Concur. Comput.: Pract. Exp. 26(6), 1342\u20131354 (2014)","journal-title":"Concur. Comput.: Pract. Exp."},{"unstructured":"Pyka, A., Tadros, L., Uhrig, S.: WCET analysis of parallel Benchmarks using on-demand coherent cache. In: 3rd Workshop on High-Performance and Real-time Embedded Systems (HiRES 2015) (2015)","key":"12_CR17"},{"doi-asserted-by":"publisher","unstructured":"Salloum, C., Elshuber, M., H\u00f6ftberger, O., Isakovic, H., Wasicek, A.: The ACROSS MPSoC - a new generation of multi-core processors designed for safety-critical embedded systems. In: 2012 15th Euromicro Conference on Digital System Design (DSD), pp. 105\u2013113 (2012). doi: 10.1109\/DSD.2012.126","key":"12_CR18","DOI":"10.1109\/DSD.2012.126"},{"doi-asserted-by":"publisher","unstructured":"Schuster, T., Meyer, R., Buchty, R., Fossati, L., Berekovic, M.: SoCRocket - a virtual platform for the european space agency\u2019s SoC development. In: 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1\u20137 (2014). doi: 10.1109\/ReCoSoC.2014.6860690","key":"12_CR19","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"unstructured":"Braunschweig, T.U.: Transaction-Level Modeling Framework for Space Applications. https:\/\/github.com\/socrocket","key":"12_CR20"},{"unstructured":"UTIA: UTIA public www server dedicated to the EMC2 project (2016). http:\/\/sp.utia.cz\/index.php?ids=projects\/emc2","key":"12_CR21"},{"unstructured":"Xilinx Inc.: Xilinx Inc. (2016). http:\/\/www.xilinx.com","key":"12_CR22"}],"container-title":["Lecture Notes in Computer Science","Computer Safety, Reliability, and Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-66284-8_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T22:49:19Z","timestamp":1570056559000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-66284-8_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319662831","9783319662848"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-66284-8_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}