{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:44:08Z","timestamp":1751035448109,"version":"3.40.3"},"publisher-location":"Cham","reference-count":44,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319667867"},{"type":"electronic","value":"9783319667874"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-66787-4_20","type":"book-chapter","created":{"date-parts":[[2017,8,24]],"date-time":"2017-08-24T13:06:02Z","timestamp":1503579962000},"page":"403-424","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["Your Rails Cannot Hide from Localized EM: How Dual-Rail Logic Fails on FPGAs"],"prefix":"10.1007","author":[{"given":"Vincent","family":"Immler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Specht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Unterstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,8,25]]},"reference":[{"key":"20_CR1","unstructured":"Federal Information Processing Standards Publication (FIPS 197). Advanced Encryption Standard (AES) (2001)"},{"key":"20_CR2","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Ttool for FPGA Research"},{"key":"20_CR3","unstructured":"Bhasin, S., Guilley, S., Flament, F., Selmane, N., Danger, J.-L., Evaluation, C.E.: An approach towards robust dual-rail precharge logic. In: WESS 2010, p. 6. ACM (2010)"},{"key":"20_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D Canright","year":"2005","unstructured":"Canright, D.: A very compact S-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 441\u2013455. Springer, Heidelberg (2005). doi:\n                      10.1007\/11545262_32"},{"key":"20_CR5","unstructured":"Cheng, C.-L.E.: RISA: accurate and efficient placement routability modeling. In: Proceedings of the 1994 IEEE\/ACM International Conference on Computer-aided Design, ICCAD 1994, Los Alamitos, CA, USA. IEEE Computer Society Press"},{"key":"20_CR6","unstructured":"Cnudde, T.D., Bilgin, B., Gierlichs, B., Nikov, V., Nikova, S., Rijmen, V.: Does coupling affect the security of masked implementations? Cryptology ePrint Archive, Report 2016\/1080 (2016)"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"De Mulder, E., Buysschaert, P., Ors, S., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic analysis attack on an FPGA implementation of an elliptic curve cryptosystem. In: The International Conference on Computer as a Tool, EUROCON 2005, vol. 2, pp. 1879\u20131882, November 2005","DOI":"10.1109\/EURCON.2005.1630348"},{"key":"20_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1007\/978-3-662-49890-3_10","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2016","author":"F Durvaux","year":"2016","unstructured":"Durvaux, F., Standaert, F.-X.: From improved leakage detection to the detection of points of interests in leakage traces. In: Fischlin, M., Coron, J.-S. (eds.) EUROCRYPT 2016. LNCS, vol. 9665, pp. 240\u2013262. Springer, Heidelberg (2016). doi:\n                      10.1007\/978-3-662-49890-3_10"},{"key":"20_CR9","unstructured":"Giechaskiel, I., Eguro, K.: Information Leakage Between FPGA Long Wires. CoRR (2016)"},{"key":"20_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1007\/978-3-540-85053-3_27","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2008","author":"B Gierlichs","year":"2008","unstructured":"Gierlichs, B., Batina, L., Tuyls, P., Preneel, B.: Mutual information analysis. In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol. 5154, pp. 426\u2013442. Springer, Heidelberg (2008). doi:\n                      10.1007\/978-3-540-85053-3_27"},{"key":"20_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1007\/11545262_28","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"S Guilley","year":"2005","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The \u201cBackend Duplication\u201d method. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 383\u2013397. Springer, Heidelberg (2005). doi:\n                      10.1007\/11545262_28"},{"key":"20_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/978-3-642-23951-9_3","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"T G\u00fcneysu","year":"2011","unstructured":"G\u00fcneysu, T., Moradi, A.: Generic side-channel countermeasures for reconfigurable devices. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol. 6917, pp. 33\u201348. Springer, Heidelberg (2011). doi:\n                      10.1007\/978-3-642-23951-9_3"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"He, W., de la Torre, E., Riesgo, T.: A precharge-absorbed DPL logic for reducing early propagation effects on FPGA implementations. In: ReConFig 2011. IEEE Computer Society (2011)","DOI":"10.1109\/ReConFig.2011.3"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"He, W., Herrmann, A.: Placement security analysis for side-channel resistant dual-rail scheme in FPGA. In: Proceedings of the Second Workshop on Cryptography and Security in Computing Systems, CS2 2015 (2015)","DOI":"10.1145\/2694805.2694813"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"He, W., Otero, A., de la Torre, E., Riesgo, T.: Automatic generation of identical routing pairs for FPGA implemented DPL logic. In: ReConFig 2012. IEEE (2012)","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"20_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/11767480_16","volume-title":"Applied Cryptography and Network Security","author":"C Herbst","year":"2006","unstructured":"Herbst, C., Oswald, E., Mangard, S.: An AES smart card implementation resistant to power analysis attacks. In: Zhou, J., Yung, M., Bao, F. (eds.) ACNS 2006. LNCS, vol. 3989, pp. 239\u2013252. Springer, Heidelberg (2006). doi:\n                      10.1007\/11767480_16"},{"key":"20_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1007\/978-3-642-27954-6_15","volume-title":"Topics in Cryptology \u2013 CT-RSA 2012","author":"J Heyszl","year":"2012","unstructured":"Heyszl, J., Mangard, S., Heinz, B., Stumpf, F., Sigl, G.: Localized electromagnetic analysis of cryptographic implementations. In: Dunkelman, O. (ed.) CT-RSA 2012. LNCS, vol. 7178, pp. 231\u2013244. Springer, Heidelberg (2012). doi:\n                      10.1007\/978-3-642-27954-6_15"},{"key":"20_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1007\/978-3-642-37288-9_17","volume-title":"Smart Card Research and Advanced Applications","author":"J Heyszl","year":"2013","unstructured":"Heyszl, J., Merli, D., Heinz, B., Santis, F., Sigl, G.: Strengths and limitations of high-resolution electromagnetic field measurements for side-channel analysis. In: Mangard, S. (ed.) CARDIS 2012. LNCS, vol. 7771, pp. 248\u2013262. Springer, Heidelberg (2013). doi:\n                      10.1007\/978-3-642-37288-9_17"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Kaps, J.-P., Velegalati, R.: DPA resistant AES on FPGA using partial DDL. In: FCCM 2010, pp. 273\u2013280. IEEE Computer Society (2010)","DOI":"10.1109\/FCCM.2010.49"},{"key":"20_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology \u2014 CRYPTO\u2019 99","author":"PC Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388\u2013397. Springer, Heidelberg (1999). doi:\n                      10.1007\/3-540-48405-1_25"},{"key":"20_CR21","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B., Wirthlin, M.: Rapidsmith - a library for low-level manipulation of partially placed-and-routed FPGA designs. Technical report, Brigham Young University, September 2012"},{"key":"20_CR22","doi-asserted-by":"crossref","unstructured":"Lomn\u00e9, V., Maurine, P., Torres, L., Robert, M., Soares, R., Calazans, N.: Evaluation on FPGA of triple rail logic robustness against DPA and DEMA. In: DATE 2009, pp. 634\u2013639. IEEE (2009)","DOI":"10.1109\/DATE.2009.5090744"},{"key":"20_CR23","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, New York (2007)"},{"key":"20_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1007\/11894063_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"S Mangard","year":"2006","unstructured":"Mangard, S., Schramm, K.: Pinpointing the side-channel leakage of masked AES hardware implementations. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 76\u201390. Springer, Heidelberg (2006). doi:\n                      10.1007\/11894063_7"},{"key":"20_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1007\/978-3-642-14423-3_11","volume-title":"Information, Security and Cryptology \u2013 ICISC 2009","author":"A Moradi","year":"2010","unstructured":"Moradi, A., Eisenbarth, T., Poschmann, A., Paar, C.: Power analysis of single-rail storage elements as used in MDPL. In: Lee, D., Hong, S. (eds.) ICISC 2009. LNCS, vol. 5984, pp. 146\u2013160. Springer, Heidelberg (2010). doi:\n                      10.1007\/978-3-642-14423-3_11"},{"key":"20_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1007\/978-3-662-44709-3_33","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"A Moradi","year":"2014","unstructured":"Moradi, A., Immler, V.: Early propagation and imbalanced routing, How to diminish in FPGAs. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 598\u2013615. Springer, Heidelberg (2014). doi:\n                      10.1007\/978-3-662-44709-3_33"},{"key":"20_CR27","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1201\/9781420013481-14","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"G-J Nam","year":"2008","unstructured":"Nam, G.-J., Villarrubia, P.G.: Placement: introduction\/problem formulation. In: Alpert, C.J., Mehta, D.P., Sapatnekar, S.S. (eds.) Handbook of Algorithms for Physical Design Automation, 1st edn, pp. 277\u2013287. Auerbach Publications, Boca Raton (2008)","edition":"1"},{"key":"20_CR28","doi-asserted-by":"crossref","unstructured":"Nassar, M., Bhasin, S., Danger, J.-L., Duc, G., Guilley, S.: BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation. In: DATE 2010, pp. 849\u2013854. IEEE (2010)","DOI":"10.1109\/DATE.2010.5456932"},{"issue":"2","key":"20_CR29","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/s00145-010-9085-7","volume":"24","author":"S Nikova","year":"2011","unstructured":"Nikova, S., Rijmen, V., Schl\u00e4ffer, M.: Secure hardware implementation of nonlinear functions in the presence of glitches. J. Cryptol. 24(2), 292\u2013321 (2011)","journal-title":"J. Cryptol."},{"key":"20_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1007\/11502760_28","volume-title":"Fast Software Encryption","author":"E Oswald","year":"2005","unstructured":"Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A side-channel analysis resistant description of the AES S-box. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol. 3557, pp. 413\u2013423. Springer, Heidelberg (2005). doi:\n                      10.1007\/11502760_28"},{"key":"20_CR31","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.vlsi.2005.12.013","volume":"40","author":"E Peeters","year":"2007","unstructured":"Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Power and electromagnetic analysis: improved model, consequences and comparisons. Integr. VLSI J. 40, 52\u201360 (2007)","journal-title":"Integr. VLSI J."},{"key":"20_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/3-540-45418-7_17","volume-title":"Smart Card Programming and Security","author":"J-J Quisquater","year":"2001","unstructured":"Quisquater, J.-J., Samyde, D.: ElectroMagnetic analysis (EMA): measures and counter-measures for smart cards. In: Attali, I., Jensen, T. (eds.) E-smart 2001. LNCS, vol. 2140, pp. 200\u2013210. Springer, Heidelberg (2001). doi:\n                      10.1007\/3-540-45418-7_17"},{"key":"20_CR33","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Guilley, S., Danger, J.-L., Mathieu, Y., Nassar, M.: Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2009 (2009)","DOI":"10.1109\/DATE.2009.5090745"},{"key":"20_CR34","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Nassar, M., Guilley, S., Flament, F., Danger, J.-L., Mathieu, Y.: DPL on stratix II FPGA: What to expect? In: ReConFig 2009, pp. 243\u2013248. IEEE Computer Society (2009)","DOI":"10.1109\/ReConFig.2009.58"},{"key":"20_CR35","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-21476-4_1","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"R Specht","year":"2015","unstructured":"Specht, R., Heyszl, J., Kleinsteuber, M., Sigl, G.: Improving non-profiled attacks on exponentiations based on clustering and extracting leakage from multi-channel high-resolution EM measurements. In: Mangard, S., Poschmann, A.Y. (eds.) COSADE 2014. LNCS, vol. 9064, pp. 3\u201319. Springer, Cham (2015). doi:\n                      10.1007\/978-3-319-21476-4_1"},{"key":"20_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/978-3-642-01001-9_26","volume-title":"Advances in Cryptology - EUROCRYPT 2009","author":"F-X Standaert","year":"2009","unstructured":"Standaert, F.-X., Malkin, T.G., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Joux, A. (ed.) EUROCRYPT 2009. LNCS, vol. 5479, pp. 443\u2013461. Springer, Heidelberg (2009). doi:\n                      10.1007\/978-3-642-01001-9_26"},{"key":"20_CR37","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1007\/11894063_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"D Suzuki","year":"2006","unstructured":"Suzuki, D., Saeki, M.: Security evaluation of DPA countermeasures using dual-rail pre-charge logic style. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 255\u2013269. Springer, Heidelberg (2006). doi:\n                      10.1007\/11894063_21"},{"key":"20_CR38","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1201\/9781420013481-16","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"W Swartz","year":"2008","unstructured":"Swartz, W.: Placement using simulated annealing. In: Alpert, C.J., Mehta, D.P., Sapatnekar, S.S. (eds.) Handbook of Algorithms for Physical Design Automation, pp. 311\u2013325. Auerbach Publications, Baco Raton (2008)"},{"key":"20_CR39","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1007\/11545262_26","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"K Tiri","year":"2005","unstructured":"Tiri, K., Hwang, D., Hodjat, A., Lai, B.-C., Yang, S., Schaumont, P., Verbauwhede, I.: Prototype IC with WDDL and differential routing \u2013 DPA resistance assessment. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 354\u2013365. Springer, Heidelberg (2005). doi:\n                      10.1007\/11545262_26"},{"key":"20_CR40","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: DATE 2004, pp. 246\u2013251. IEEE Computer Society (2004)"},{"key":"20_CR41","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and route for secure standard cell design. In: CARDIS 2004, pp. 143\u2013158. Kluwer (2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"20_CR42","doi-asserted-by":"crossref","unstructured":"Unterstein, F., Heyszl, J., De Santis, F., Specht, R.: Dissecting leakage resilient PRFs with multivariate localized em attacks - a practical security evaluation on FPGA. In: Constructive Side-Channel Analysis and Secure Design: 8th International Workshop, April 13\u201314, 2017, Paris, France. Springer International Publishing (2017)","DOI":"10.1007\/978-3-319-64647-3_3"},{"key":"20_CR43","unstructured":"Wild, A., Moradi, A., G\u00fcneysu, T.: GliFreD: Glitch-Free Duplication - Towards Power-Equalized Circuits on FPGAs (2015)"},{"key":"20_CR44","doi-asserted-by":"crossref","unstructured":"Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: CODES+ISSS 2007, pp. 45\u201350. ACM (2007)","DOI":"10.1145\/1289816.1289831"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2017"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-66787-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,18]],"date-time":"2020-09-18T00:07:47Z","timestamp":1600387667000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-66787-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319667867","9783319667874"],"references-count":44,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-66787-4_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"25 August 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CHES","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Cryptographic Hardware and Embedded Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Taipei","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Taiwan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 September 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ches2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ches.iacr.org\/2017\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}