{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T07:34:47Z","timestamp":1765438487906,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319667867"},{"type":"electronic","value":"9783319667874"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-66787-4_21","type":"book-chapter","created":{"date-parts":[[2017,8,24]],"date-time":"2017-08-24T13:06:02Z","timestamp":1503579962000},"page":"425-442","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":22,"title":["How to Break Secure Boot on FPGA SoCs Through Malicious Hardware"],"prefix":"10.1007","author":[{"given":"Nisha","family":"Jacob","sequence":"first","affiliation":[]},{"given":"Johann","family":"Heyszl","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Zankl","sequence":"additional","affiliation":[]},{"given":"Carsten","family":"Rolfes","sequence":"additional","affiliation":[]},{"given":"Georg","family":"Sigl","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,25]]},"reference":[{"unstructured":"Altera Corporation. Stratix 10 secure device manager provides best-in-class FPGA and SoC security (2015)","key":"21_CR1"},{"unstructured":"Altera Corporation. Arria 10 SoC boot user guide (2016)","key":"21_CR2"},{"unstructured":"AMD. I\/O Memory Management Unit (2011). \n                      http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/48882.pdf","key":"21_CR3"},{"unstructured":"Bar-El, H., Choukri, H., Naccache, D., Tunstall, M., Whelan, C.: The sorcerer\u2019s apprentice guide to fault attacks. Cryptology ePrint Archive, Report 2004\/100 (2004). \n                      http:\/\/eprint.iacr.org\/2004\/100","key":"21_CR4"},{"unstructured":"BarcoSilex. BA415-AES-GCM 10 to 100 Gbps IP core (2015). \n                      http:\/\/www.xilinx.com\/products\/intellectual-property\/1-4sw1c9.html","key":"21_CR5"},{"unstructured":"BarcoSilex. BA413-SHA1, SHA2 and HMAC IP core (2016). \n                      http:\/\/www.barco-silex.com\/ip-cores\/encryption-engine\/BA413","key":"21_CR6"},{"unstructured":"Brunel, J., Pacalet, R., Ouaarab, S., Duc, G.: SecBus, a software\/hardware architecture for securing external memories. In: 2nd IEEE International Conference on Mobile Cloud Computing, Services, and Engineering, MobileCloud 2014, Oxford, United Kingdom, April 8\u201311, 2014, pp. 277\u2013282 (2014)","key":"21_CR7"},{"doi-asserted-by":"crossref","unstructured":"Coburn, J., Ravi, S., Raghunathan, A., Chakradhar, S.: SECA: security-enhanced communication architecture. In: Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2005, New York, pp. 78\u201389. ACM (2005)","key":"21_CR8","DOI":"10.1145\/1086297.1086308"},{"unstructured":"Cotret, P., Devic, F., Gogniat, G., Badrignans, B., Torres, L.: Security enhancements for FPGA-based MPSoCs: A boot-to-runtime protection flow for an embedded linux-based system. In: 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), York, United Kingdom, July 9\u201311, 2012, pp. 1\u20138 (2012)","key":"21_CR9"},{"unstructured":"Wilkins, D.: UEFI firmware security best practices. UEFI Plugfest (2014)","key":"21_CR10"},{"unstructured":"Ensilica. Ensilica eSi - SHA-256 (2013). \n                      http:\/\/www.ensilica.com\/wp-content\/uploads\/eSi-SHA-256.pdf","key":"21_CR11"},{"unstructured":"Gamma International. Tactical IT intrusion portfolio: FINFIREWIRE (2011). \n                      https:\/\/wikileaks.org\/spyfiles\/files\/0\/293_GAMMA-201110-FinFireWire.pdf","key":"21_CR12"},{"unstructured":"Gonzalvo, B., Bourbao, E., Maj\u00e9ric, F., Bossue, L.: JTAG combined attacks. In: 2016 8th IFIP International Conference on New Technologies, Mobility and Security (NTMS). IEEE (2016)","key":"21_CR13"},{"unstructured":"Helion. HTSHA-FAST64: Fast SHA-384\/512 hashing (2016). \n                      http:\/\/www.xilinx.com\/products\/intellectual-property\/1-8dyf-612.html","key":"21_CR14"},{"unstructured":"Barr, J.: Developer preview \u2013 EC2 instances (F1) with programmable hardware. Amazon Web Services (2016)","key":"21_CR15"},{"unstructured":"Oh, J.W.: Reverse engineering flash memory for fun and benefit. Blackhat (2014)","key":"21_CR16"},{"issue":"1","key":"21_CR17","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MDT.2010.21","volume":"27","author":"Y Jin","year":"2010","unstructured":"Jin, Y., Makris, Y.: Hardware trojans in wireless cryptographic ICs. IEEE Des. Test Comput. 27(1), 26\u201335 (2010)","journal-title":"IEEE Des. Test Comput."},{"unstructured":"King, S.T., Tucek, J., Cozzie, A., Grier, C., Jiang, W., Zhou, Y.: Designing and implementing malicious hardware. In: Proceedings of the 1st Usenix Workshop on Large-Scale Exploits and Emergent Threats, LEET 2008, Berkeley, pp. 5:1\u20135:8. USENIX Association (2008)","key":"21_CR18"},{"doi-asserted-by":"crossref","unstructured":"Kutzner, S., Poschmann, A.Y., St\u00f6ttinger, M.: Hardware trojan design and detection: a practical evaluation. In: Proceedings of the Workshop on Embedded Systems Security, WESS 2013, New York, pp. 1:1\u20131:9. ACM (2013)","key":"21_CR19","DOI":"10.1145\/2527317.2527318"},{"doi-asserted-by":"crossref","unstructured":"Li, L.W., Duc, G., Pacalet, R.: Hardware-assisted memory tracing on new SoCs embedding FPGA fabrics. In: Proceedings of the 31st Annual Computer Security Applications Conference, ACSAC 2015, New York, pp. 461\u2013470. ACM (2015)","key":"21_CR20","DOI":"10.1145\/2818000.2818030"},{"key":"21_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1007\/978-3-642-04138-9_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"L Lin","year":"2009","unstructured":"Lin, L., Kasper, M., G\u00fcneysu, T., Paar, C., Burleson, W.: Trojan side-channels: lightweight hardware trojans through side-channel engineering. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 382\u2013395. Springer, Heidelberg (2009). doi:\n                      10.1007\/978-3-642-04138-9_27"},{"unstructured":"Microsemi Corporation. SmartFusion2 and IGLOO2 FPGA security and reliability (2015)","key":"21_CR22"},{"doi-asserted-by":"crossref","unstructured":"Jacob, N., Rolfes, C., Zankl, A., Heyszl, J., Sigl, G.: Compromising FPGA SoCs using malicious hardware blocks. In: Design Automation and Test in Europe, DATE 2017, Lausanne, Switzerland, March (2017)","key":"21_CR23","DOI":"10.23919\/DATE.2017.7927157"},{"unstructured":"Sevinsky, R.: Funderbolt adventures in thunderbolt DMA attacks. BlackHat (2013)","key":"21_CR24"},{"unstructured":"Murdoch, S.J.: Introduction to Trusted Execution Environments (TEE). University of Cambridge (2014)","key":"21_CR25"},{"unstructured":"Xilinx Inc. The roads must roll: Zynq SoC will be used to build intelligent transport system in Singapore (2015). \n                      https:\/\/forums.xilinx.com\/t5\/Xcell-Daily-Blog\/The-Roads-Must-Roll-Zynq-SoC-will-be-used-to-build-Intelligent\/ba-p\/600630","key":"21_CR26"},{"unstructured":"Xilinx Inc. Xilinx Github (2016). \n                      https:\/\/github.com\/Xilinx","key":"21_CR27"},{"unstructured":"Xilinx Inc. UG 1085: Zynq UltraScale+ MPSoC: Technical reference manual, February (2017)","key":"21_CR28"},{"unstructured":"Yang, K., Hicks, M., Dong, Q., Austin, T.M., Sylvester, D.: A2: analog malicious hardware. In: IEEE Symposium on Security and Privacy, SP 2016, San Jose, CA, USA, May 22\u201326, 2016, pp. 18\u201337 (2016)","key":"21_CR29"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2017"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-66787-4_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,18]],"date-time":"2020-09-18T00:07:14Z","timestamp":1600387634000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-66787-4_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319667867","9783319667874"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-66787-4_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"25 August 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CHES","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Cryptographic Hardware and Embedded Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Taipei","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Taiwan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 September 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ches2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/ches.iacr.org\/2017\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}