{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:39:22Z","timestamp":1775054362703,"version":"3.50.1"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319668444","type":"print"},{"value":"9783319668451","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-66845-1_12","type":"book-chapter","created":{"date-parts":[[2017,8,26]],"date-time":"2017-08-26T15:37:20Z","timestamp":1503761840000},"page":"177-191","source":"Crossref","is-referenced-by-count":3,"title":["Task-Node Mapping in an Arbitrary Computer Network Using SMT Solver"],"prefix":"10.1007","author":[{"given":"Andrii","family":"Kovalov","sequence":"first","affiliation":[]},{"given":"Elisabeth","family":"Lobe","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Gerndt","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"L\u00fcdtke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,27]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Baruah, S.: Task partitioning upon heterogeneous multiprocessor platforms. In: Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2004, pp. 536\u2013543 (2004)","DOI":"10.1109\/RTTAS.2004.1317301"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Biewer, A., Andres, B., Gladigau, J., Schaub, T., Haubelt, C.: A symbolic system synthesis approach for hard real-time systems based on coordinated SMT-solving. In: 2015 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 357\u2013362 (2015)","DOI":"10.7873\/DATE.2015.0606"},{"key":"12_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/978-3-662-46681-0_14","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"N Bj\u00f8rner","year":"2015","unstructured":"Bj\u00f8rner, N., Phan, A.-D., Fleckenstein, L.: vZ - an optimizing SMT solver. In: Baier, C., Tinelli, C. (eds.) TACAS 2015. LNCS, vol. 9035, pp. 194\u2013199. Springer, Heidelberg (2015). doi: 10.1007\/978-3-662-46681-0_14"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Cheng, Z., Zhang, H., Tan, Y., Lim, Y.: SMT-based scheduling for multiprocessor real-time systems. In: 2016 IEEE\/ACIS 15th International Conference on Computer and Information Science (ICIS), pp. 1\u20137 (2016)","DOI":"10.1109\/ICIS.2016.7550822"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Cruz, E.H.M., Diener, M., Pilla, L.L., Navaux, P.O.A.: An efficient algorithm for communication-based task mapping. In: 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp. 207\u2013214 (2015)","DOI":"10.1109\/PDP.2015.25"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Deveci, M., Rajamanickam, S., Leung, V.J., Pedretti, K., Olivier, S.L., Bunde, D.P., \u00c7ataly\u00fcrek, U.V., Devine, K.: Exploiting geometric partitioning in task mapping for parallel computers. In: 2014 IEEE 28th International Parallel and Distributed Processing Symposium, pp. 27\u201336 (2014)","DOI":"10.1109\/IPDPS.2014.15"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Franz, T., L\u00fcdtke, D., Maibaum, O., Gerndt, A.: Model-based software engineering for an optical navigation system for spacecraft. In: Deutscher Luft-und Raumfahrtkongress. Braunschweig, Germany, September 2016","DOI":"10.1007\/s12567-017-0173-5"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Glantz, R., Meyerhenke, H., Noe, A.: Algorithms for mapping parallel processes onto grid and torus architectures. In: Proceedings of the 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2015, pp. 236\u2013243. IEEE Computer Society, Washington, DC (2015)","DOI":"10.1109\/PDP.2015.21"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Hoefler, T., Jeannot, E., Mercier, G.: An overview of process mapping techniques and algorithms in high-performance computing. In: Jeannot, E., Zilinskas, J. (eds.) High Performance Computing on Complex Environments, pp. 75\u201394. Wiley (2014)","DOI":"10.1002\/9781118711897.ch5"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Hoefler, T., Snir, M.: Generic topology mapping strategies for large-scale parallel architectures. In: Proceedings of the International Conference on Supercomputing, ICS 2011, pp. 75\u201384. ACM, New York (2011)","DOI":"10.1145\/1995896.1995909"},{"issue":"4","key":"12_CR11","first-page":"433","volume":"C\u201336","author":"SY Lee","year":"1987","unstructured":"Lee, S.Y., Aggarwal, J.K.: A mapping strategy for parallel processing. IEEE Trans. Comput. C\u201336(4), 433\u2013442 (1987)","journal-title":"IEEE Trans. Comput."},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In: Proceedings of the Euromicro Symposium on Digital System Design, pp. 180\u2013187 (2003)","DOI":"10.1109\/DSD.2003.1231923"},{"issue":"8","key":"12_CR13","doi-asserted-by":"crossref","first-page":"1382","DOI":"10.1109\/TPDS.2010.204","volume":"22","author":"W Liu","year":"2011","unstructured":"Liu, W., Gu, Z., Xu, J., Wu, X., Ye, Y.: Satisfiability modulo graph theory for task mapping and scheduling on multiprocessor systems. IEEE Trans. Parallel Distrib. Syst. 22(8), 1382\u20131389 (2011)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Liu, W., Yuan, M., He, X., Gu, Z., Liu, X.: Efficient SAT-based mapping and scheduling of homogeneous synchronous dataflow graphs for throughput optimization. In: 2008 Real-Time Systems Symposium, pp. 492\u2013504 (2008)","DOI":"10.1109\/RTSS.2008.49"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"L\u00fcdtke, D., Westerdorff, K., Stohlmann, K., B\u00f6rner, A., Maibaum, O., Peng, T., Weps, B., Fey, G., Gerndt, A.: OBC-NG: towards a reconfigurable on-board computing architecture for spacecraft. In: 2014 IEEE Aerospace Conference, pp. 1\u201313 (2014)","DOI":"10.1109\/AERO.2014.6836179"},{"key":"12_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1007\/978-3-540-78800-3_24","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"L Moura de","year":"2008","unstructured":"de Moura, L., Bj\u00f8rner, N.: Z3: an efficient SMT solver. In: Ramakrishnan, C.R., Rehof, J. (eds.) TACAS 2008. LNCS, vol. 4963, pp. 337\u2013340. Springer, Heidelberg (2008). doi: 10.1007\/978-3-540-78800-3_24"},{"issue":"2","key":"12_CR17","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1016\/0166-218X(85)90009-5","volume":"10","author":"C Potts","year":"1985","unstructured":"Potts, C.: Analysis of a linear programming heuristic for scheduling unrelated parallel machines. Discrete Appl. Math. 10(2), 155\u2013164 (1985)","journal-title":"Discrete Appl. Math."},{"key":"12_CR18","doi-asserted-by":"crossref","unstructured":"Satish, N., Ravindran, K., Keutzer, K.: A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors. In: 2007 Design, Automation Test in Europe Conference Exhibition, pp. 1\u20136 (2007)","DOI":"10.1109\/DATE.2007.364567"},{"key":"12_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1007\/978-3-642-40229-6_16","volume-title":"Formal Modeling and Analysis of Timed Systems","author":"P Tendulkar","year":"2013","unstructured":"Tendulkar, P., Poplavko, P., Maler, O.: Symmetry breaking for multi-criteria mapping and scheduling on multicores. In: Braberman, V., Fribourg, L. (eds.) FORMATS 2013. LNCS, vol. 8053, pp. 228\u2013242. Springer, Heidelberg (2013). doi: 10.1007\/978-3-642-40229-6_16"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"Wang, L., Li, Z., Song, M., Ren, S.: A genetic algorithm based approach to maximizing real-time system value under resource constraints. In: 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC), pp. 285\u2013294 (2012)","DOI":"10.1109\/PCCC.2012.6407769"},{"issue":"10","key":"12_CR21","doi-asserted-by":"crossref","first-page":"3027","DOI":"10.1109\/TVLSI.2016.2535359","volume":"24","author":"L Yang","year":"2016","unstructured":"Yang, L., Liu, W., Jiang, W., Li, M., Yi, J., Sha, E.H.M.: Application mapping and scheduling for network-on-chip-based multiprocessor system-on-chip with fine-grain communication optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(10), 3027\u20133040 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Lecture Notes in Computer Science","Integrated Formal Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-66845-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T03:33:07Z","timestamp":1750822387000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-66845-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319668444","9783319668451"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-66845-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}