{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T19:23:07Z","timestamp":1770751387783,"version":"3.50.0"},"publisher-location":"Cham","reference-count":37,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319671031","type":"print"},{"value":"9783319671048","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67104-8_2","type":"book-chapter","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T07:14:14Z","timestamp":1504163654000},"page":"24-40","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Logic with Unipolar Memristors \u2013 Circuits and Design Methodology"],"prefix":"10.1007","author":[{"given":"Nimrod","family":"Wald","sequence":"first","affiliation":[]},{"given":"Elad","family":"Amrani","sequence":"additional","affiliation":[]},{"given":"Avishay","family":"Drori","sequence":"additional","affiliation":[]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"issue":"10","key":"2_CR1","doi-asserted-by":"publisher","first-page":"104001","DOI":"10.1088\/0268-1242\/29\/10\/104001","volume":"29","author":"L Chua","year":"2014","unstructured":"Chua, L.: If it\u2019s pinched it\u2019s a memristor. Semicond. Sci. Technol. 29(10), 104001 (2014)","journal-title":"Semicond. Sci. Technol."},{"issue":"4","key":"2_CR2","doi-asserted-by":"publisher","first-page":"765","DOI":"10.1007\/s00339-011-6264-9","volume":"102","author":"L Chua","year":"2011","unstructured":"Chua, L.: Resistance switching memories are memristors. Appl. Phys. A 102(4), 765\u2013783 (2011)","journal-title":"Appl. Phys. A"},{"issue":"6","key":"2_CR3","doi-asserted-by":"publisher","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","volume":"100","author":"HSP Wong","year":"2012","unstructured":"Wong, H.S.P., et al.: Metal\u2013oxide RRAM. Proc. IEEE 100(6), 1951\u20131970 (2012)","journal-title":"Proc. IEEE"},{"issue":"16","key":"2_CR4","doi-asserted-by":"publisher","first-page":"165209","DOI":"10.1088\/0953-8984\/19\/16\/165209","volume":"19","author":"Z Diao","year":"2007","unstructured":"Diao, Z., et al.: Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condens. Matter 19(16), 165209 (2007)","journal-title":"J. Phys. Condens. Matter"},{"issue":"12","key":"2_CR5","doi-asserted-by":"publisher","first-page":"2201","DOI":"10.1109\/JPROC.2010.2070050","volume":"98","author":"HSP Wong","year":"2010","unstructured":"Wong, H.S.P., et al.: Phase change memory. Proc. IEEE 98(12), 2201\u20132227 (2010)","journal-title":"Proc. IEEE"},{"issue":"5","key":"2_CR6","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L Chua","year":"1971","unstructured":"Chua, L.: Memristor-the missing circuit element. IEEE Trans. Circ. Theory 18(5), 507\u2013519 (1971)","journal-title":"IEEE Trans. Circ. Theory"},{"issue":"7191","key":"2_CR7","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"DB Strukov","year":"2008","unstructured":"Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453(7191), 80\u201383 (2008)","journal-title":"Nature"},{"issue":"4","key":"2_CR8","doi-asserted-by":"publisher","first-page":"1297","DOI":"10.1021\/nl904092h","volume":"10","author":"SH Jo","year":"2010","unstructured":"Jo, S.H., Chang, T., Ebong, I., Bhadviya, B.B., Mazumder, P., Lu, W.: Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10(4), 1297\u20131301 (2010)","journal-title":"Nano Lett."},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Rose, G.S., McDonald, N., Yan, L.-K., Wysocki, B.: A write-time based memristive PUF for hardware security applications. In: Proceedings of the International Conference on Computer-Aided Design, pp. 830\u2013833 (2013)","DOI":"10.1109\/ICCAD.2013.6691209"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Rose, G.S., Karri, R., Potkonjak, M.: Nano-PPUF: a memristor-based security primitive. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 84\u201387 (2012)","DOI":"10.1109\/ISVLSI.2012.40"},{"issue":"7290","key":"2_CR11","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1038\/nature08940","volume":"464","author":"J Borghetti","year":"2010","unstructured":"Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: \u2018Memristive\u2019 switches enable \u2018stateful\u2019 logic operations via material implication. Nature 464(7290), 873\u2013876 (2010)","journal-title":"Nature"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"McKee, S.A.: Reflections on the memory wall. In: Proceedings of the First Conference on Computing Frontiers on Computing frontiers, p. 162 (2004)","DOI":"10.1145\/977091.977115"},{"key":"2_CR13","unstructured":"Ben Hur, R., Kvatinsky, S.: Memory processing unit for in-memory processing. In: Proceedings of the International Symposium on Nanoscale Architectures, p. 208 (2016)"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Ben Hur, R., Kvatinsky, S.: Memristive memory processing unit (MPU) controller for in-memory processing. In: Proceedings of the IEEE International Conference on the Science of Electrical Engineering (ICSEE) (2016)","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL \u2014 memristor ratioed logic. In: Proceedings of the International Workshop on Cellular Nanoscale Networks and Their Applications, pp. 1\u20136 (2012)","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"2_CR16","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1016\/j.mejo.2014.06.006","volume":"45","author":"Y Levy","year":"2014","unstructured":"Levy, Y., et al.: Logic operations in memory using a memristive Akers array. Microelectron. J. 45, 1429\u20131437 (2014)","journal-title":"Microelectron. J."},{"issue":"6","key":"2_CR17","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/LED.2011.2127439","volume":"32","author":"R Rosezin","year":"2011","unstructured":"Rosezin, R., Linn, E., Kugeler, C., Bruchhaus, R., Waser, R.: Crossbar logic using bipolar and complementary resistive switches. IEEE Electron Device Lett. 32(6), 710\u2013712 (2011)","journal-title":"IEEE Electron Device Lett."},{"issue":"10","key":"2_CR18","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/TVLSI.2013.2282132","volume":"22","author":"S Kvatinsky","year":"2014","unstructured":"Kvatinsky, S., Satat, G., Wald, N., Friedman, E.G., Kolodny, A., Weiser, U.C.: Memristor-based material implication (IMPLY) logic: design principles and methodologies. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(10), 2054\u20132066 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"11","key":"2_CR19","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1109\/TCSII.2014.2357292","volume":"61","author":"S Kvatinsky","year":"2014","unstructured":"Kvatinsky, S., et al.: MAGIC - memristor-aided logic. IEEE Trans. Circuits Syst. II Express Briefs 61(11), 895\u2013899 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"2_CR20","unstructured":"Ben Hur, R., Talati, N., Kvatinsky, S.: Algorithmic considerations in memristive memory processing units (MPU). In: Proceedings of the International Workshop on Cellular Nanoscale Networks and their Applications (2016)"},{"issue":"4","key":"2_CR21","doi-asserted-by":"publisher","first-page":"635","DOI":"10.1109\/TNANO.2016.2570248","volume":"15","author":"N Talati","year":"2016","unstructured":"Talati, N., Gupta, S., Mane, P., Kvatinsky, S.: Logic design within memristive memories using memristor-aided logic (MAGIC). IEEE Trans. Nanotechnol. 15(4), 635\u2013650 (2016)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"6","key":"2_CR22","doi-asserted-by":"publisher","first-page":"539","DOI":"10.5573\/JSTS.2013.13.6.539","volume":"13","author":"Y Su Kim","year":"2013","unstructured":"Su Kim, Y., Min, K.-S.: Behavioral Current-voltage model with intermediate states for unipolar resistive memories. J. Semiconductor Technol. Sci. 13(6), 539\u2013545 (2013)","journal-title":"J. Semiconductor Technol. Sci."},{"issue":"7","key":"2_CR23","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1080\/01411594.2011.561478","volume":"84","author":"D Ielmini","year":"2011","unstructured":"Ielmini, D., Bruchhaus, R., Waser, R.: Thermochemical resistive switching: materials, mechanisms, and Scaling projections. Phase Transit. 84(7), 570\u2013602 (2011)","journal-title":"Phase Transit."},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Long, S., Cagli, C., Ielmini, D., Liu, M., Sune, J.: Cell-based models for the switching statistics of RRAM. In: Proceedings of the Annual Non-Volatile Memory Technology Symposium, pp. 1\u20135 (2011)","DOI":"10.1109\/NVMTS.2011.6137096"},{"key":"2_CR25","unstructured":"Tran, X.A., et al.: High performance unipolar AlO y\/HfO x\/Ni based RRAM compatible with Si diodes for 3D application. In: Symposium on VLSI Technology - Digest of Technical Papers, pp. 44\u201345 (2011)"},{"issue":"3","key":"2_CR26","doi-asserted-by":"publisher","first-page":"452","DOI":"10.1109\/TED.2003.823243","volume":"51","author":"A Pirovano","year":"2004","unstructured":"Pirovano, A., Lacaita, A.L., Benvenuti, A., Pellizzer, F., Bez, R.: Electronic switching in phase-change memories. IEEE Trans. Electron. Devices 51(3), 452\u2013459 (2004)","journal-title":"IEEE Trans. Electron. Devices"},{"issue":"10","key":"2_CR27","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1109\/LED.2004.836032","volume":"25","author":"A Redaelli","year":"2004","unstructured":"Redaelli, A., Pirovano, A., Pellizzer, F., Lacaita, A.L., Ielmini, D., Bez, R.: Electronic switching effect and phase-change transition in chalcogenide materials. IEEE Electron Device Lett. 25(10), 684\u2013686 (2004)","journal-title":"IEEE Electron Device Lett."},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Amrani, E., Drori, A., Kvatinsky, S.: Logic design with unipolar memristors. In: Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20135 (2016)","DOI":"10.1109\/VLSI-SoC.2016.7753564"},{"issue":"25\u201326","key":"2_CR29","doi-asserted-by":"publisher","first-page":"2632","DOI":"10.1002\/adma.200900375","volume":"21","author":"R Waser","year":"2009","unstructured":"Waser, R., Dittmann, R., Staikov, G., Szot, K.: Redox-based resistive switching memories - nanoionic mechanisms, prospects, and challenges. Adv. Mater. 21(25\u201326), 2632\u20132663 (2009)","journal-title":"Adv. Mater."},{"issue":"1","key":"2_CR30","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1038\/nnano.2012.240","volume":"8","author":"JJ Yang","year":"2012","unstructured":"Yang, J.J., Strukov, D.B., Stewart, D.R.: Memristive devices for computing. Nat. Nanotechnol. 8(1), 13\u201324 (2012)","journal-title":"Nat. Nanotechnol."},{"key":"2_CR31","doi-asserted-by":"crossref","unstructured":"Wald, N., Kvatinsky, S.: Design methodology for stateful memristive logic gates. In: Proceedings of the ICSEE International Conference on the Science of Electrical Engineering (ICSEE) (2016)","DOI":"10.1109\/ICSEE.2016.7806155"},{"issue":"8","key":"2_CR32","first-page":"786","volume":"62","author":"S Kvatinsky","year":"2015","unstructured":"Kvatinsky, S., Ramadan, M., Friedman, E.G., Kolodny, A.: VTEAM: a general model for voltage-controlled memristors. IEEE Trans. Circ. Syst. II Express Briefs 62(8), 786\u2013790 (2015)","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"issue":"22","key":"2_CR33","doi-asserted-by":"publisher","first-page":"223506","DOI":"10.1063\/1.3039079","volume":"93","author":"W Guan","year":"2008","unstructured":"Guan, W., Liu, M., Long, S., Liu, Q., Wang, W.: On the resistive switching mechanisms of Cu\/ZrO2:Cu\/Pt. Appl. Phys. Lett. 93(22), 223506 (2008)","journal-title":"Appl. Phys. Lett."},{"issue":"1","key":"2_CR34","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1186\/1556-276X-9-381","volume":"9","author":"Y Huang","year":"2014","unstructured":"Huang, Y., Luo, Y., Shen, Z., Yuan, G., Zeng, H.: Unipolar resistive switching of ZnO-single-wire memristors. Nanoscale Res. Lett. 9(1), 381 (2014)","journal-title":"Nanoscale Res. Lett."},{"issue":"3","key":"2_CR35","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1021\/nl203597d","volume":"12","author":"WI Park","year":"2012","unstructured":"Park, W.I., et al.: Self-assembly-induced formation of high-density silicon oxide memristor nanostructures on graphene and metal electrodes. Nano Lett. 12(3), 1235\u20131240 (2012)","journal-title":"Nano Lett."},{"issue":"19","key":"2_CR36","doi-asserted-by":"publisher","first-page":"193505","DOI":"10.1063\/1.3429024","volume":"96","author":"HH Huang","year":"2010","unstructured":"Huang, H.H., Shih, W.C., Lai, C.H.: Nonpolar resistive switching in the Pt\/MgO\/Pt nonvolatile memory device. Appl. Phys. Lett. 96(19), 193505 (2010)","journal-title":"Appl. Phys. Lett."},{"issue":"5","key":"2_CR37","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/LED.2008.919602","volume":"29","author":"W Guan","year":"2008","unstructured":"Guan, W., Long, S., Liu, Q., Liu, M., Wang, W.: Nonpolar nonvolatile resistive switching in Cu doped ZrO2. IEEE Electron Device Lett. 29(5), 434\u2013437 (2008)","journal-title":"IEEE Electron Device Lett."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: System-on-Chip in the Nanoscale Era \u2013 Design, Verification and Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67104-8_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,31]],"date-time":"2021-08-31T00:03:14Z","timestamp":1630368194000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-67104-8_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319671031","9783319671048"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67104-8_2","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"1 September 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tallinn","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Estonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 September 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ati.ttu.ee\/vlsi-soc2016\/index.php?page=7","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}