{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:04:40Z","timestamp":1750910680304,"version":"3.41.0"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319671031"},{"type":"electronic","value":"9783319671048"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67104-8_3","type":"book-chapter","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T07:14:14Z","timestamp":1504163654000},"page":"41-59","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors"],"prefix":"10.1007","author":[{"given":"Maedeh","family":"Hemmat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Mukundrajan, R., Cotter, M., Saripalli, V., Irwin, M., Datta, S., Narayanan, V.: Ultra low power circuit design using Tunnel FETs. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 153\u2013158. IEEE Press, MA (2012)","DOI":"10.1109\/ISVLSI.2012.70"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Kim, M.S., Liu, H., Swaminathan, K., Li, X., Datta, S., Narayanan, V.: Enabling power-efficient designs with III-V tunnel FETs. In: IEEE Compound Semiconductor Integrated Circuit Symposium (CSICs), pp. 1\u20134. IEEE Press, California (2014)","DOI":"10.1109\/CSICS.2014.6978551"},{"key":"3_CR3","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/JETCAS.2014.2361072","volume":"4","author":"Y-N Chen","year":"2014","unstructured":"Chen, Y.-N., Fan, M.-L., Hu, V.-H., Su, P., Chuang, C.-T.: Evaluation of stability, performance of ultra-low voltage MOSFET, TFET, and mixed TFET-MOSFET SRAM cell with write-assist circuits. J. Emerg. Sel. Top. Circuits Syst. 4, 389\u2013399 (2014)","journal-title":"J. Emerg. Sel. Top. Circuits Syst."},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Migita, S., Matsukawa, T., Mori, T., Fukuda, K., Morita, Y., Mizubayashi, W.: Variation behavior of tunnel-FETs originated from dopant concentration at source region and channel edge configuration. In: 44th European Solid State Device Research Conference (ESSDERC), pp. 278\u2013281. IEEE Press, Venice (2014)","DOI":"10.1109\/ESSDERC.2014.6948814"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Zhang, L., Chan, M., He, F.: The impact of device parameter variation on double gate tunneling FET and double gate MOSFET. In: IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp. 1\u20134. IEEE Press, Hong Kong (2010)","DOI":"10.1109\/EDSSC.2010.5713698"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"3541","DOI":"10.1109\/TED.2011.2161990","volume":"58","author":"N Damrongplasit","year":"2011","unstructured":"Damrongplasit, N., Shin, C., Kim, S.H., Vega, R.A., Liu, T.-J.K.: Study of random dopant fluctuation effects in germanium-source tunnel FETs. J. Electron Devices. 58, 3541\u20133548 (2011)","journal-title":"J. Electron Devices."},{"key":"3_CR7","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1016\/j.sse.2016.06.010","volume":"124","author":"M Hemmat","year":"2016","unstructured":"Hemmat, M., Kamal, M., Afzali-Kusha, A., Pedram, M.: Study on the impact of device parameter variations on performance of III-V homojunction and heterojunction tunnel FETs. J. Solid State Electron. 124, 46\u201353 (2016)","journal-title":"J. Solid State Electron."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Hemmat, M., Kamal, M., Afzali-Kusha, A., Pedram, M.: Hybrid TFET-MOSFET circuits: an approach to design reliable ultra-low power circuits in the presence of process variation. In: IEEE International conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136. IEEE Press, Tallinn (2016)","DOI":"10.1109\/VLSI-SoC.2016.7753578"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Dhillon, Y.S., Diril, A.U., Chatterjee, A.: Soft-error tolerance analysis and optimization of nanometer circuits. In: IEEE International conference on Design, Automation, and Test in Europe, pp. 389\u2013400. Springer, GA (2008)","DOI":"10.1007\/978-1-4020-6488-3_28"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Liu, H., Cotter, M., Datta, S., Narayanan, V. : Technology assessment of Si and III-V FinFETs and III-V tunnel FETs from soft error rate perspective. In: IEEE International Electron Devices Meeting (IEDM), pp. 25.5.1\u201325.5.4. IEEE Press, California (2012)","DOI":"10.1109\/IEDM.2012.6479103"},{"key":"3_CR11","doi-asserted-by":"publisher","first-page":"861","DOI":"10.1016\/j.microrel.2014.02.002","volume":"54","author":"S Datta","year":"2014","unstructured":"Datta, S., Liu, H., Narayanan, V.: Tunnel FET technology: a reliability perspective. J. Microelectron. Reliab. 54, 861\u2013874 (2014)","journal-title":"J. Microelectron. Reliab."},{"key":"3_CR12","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1016\/j.vlsi.2016.11.001","volume":"57","author":"M Hemmat","year":"2017","unstructured":"Hemmat, M., Kamal, M., Afzali-Kusha, A., Pedram, M.: Hybrid TFET-MOSFET circuit: a solution to design soft-error resilient ultra-low power digital circuit. J. Integr. VLSI J. 57, 11\u201319 (2017)","journal-title":"J. Integr. VLSI J."},{"key":"3_CR13","unstructured":"Tura, A.: Novel Vertical Tunnel Transistors for Continued Voltage Scaling. Ph.D. dissertation, Univ. of California, Los Angeles (2010)"},{"key":"3_CR14","doi-asserted-by":"publisher","first-page":"1515","DOI":"10.1016\/j.mejo.2014.08.005","volume":"45","author":"A Mishra","year":"2014","unstructured":"Mishra, A., Jha, K.K., Pattanaik, M.: Parameter variation aware hybrid TFET-CMOS based power gating technique with a temperature variation tolerant sleep mode. J. Microelectron. 45, 1515\u20131521 (2014)","journal-title":"J. Microelectron."},{"key":"3_CR15","unstructured":"Liu, H., Datta, S.: III-V Tunnel FET model manual. The Pennsylvania state university (2015)"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Cotter, M., Liu, H., Datta, S., Narayanan, V.: Evaluation of tunnel FET-based flip-flop designs for low power, high performance applications. In: 14th International Symposium on Quality Electronic Design (ISQED), pp. 430\u2013437. IEEE Press, California (2013)","DOI":"10.1109\/ISQED.2013.6523647"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Miskov-Zivanov, N., Marculescu, D.: Modeling and optimization for soft-error reliability of sequential circuits. J. Comput. Aided Design Integr. Circuits Syst. 27, 803\u2013816 (2008)","DOI":"10.1109\/TCAD.2008.917591"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Lin, S., Kim, Y.-B., Lombardi, F.: Soft-error hardening designs of nanoscale CMOS latches. In: 27th IEEE Symposium on VLSI Test, pp. 41\u201346. IEEE Press, Washington (2009)","DOI":"10.1109\/VTS.2009.10"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: System-on-Chip in the Nanoscale Era \u2013 Design, Verification and Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67104-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T09:56:18Z","timestamp":1750845378000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-67104-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319671031","9783319671048"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67104-8_3","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"1 September 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tallinn","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Estonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 September 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ati.ttu.ee\/vlsi-soc2016\/index.php?page=7","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}