{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:04:40Z","timestamp":1750910680727,"version":"3.41.0"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319671031"},{"type":"electronic","value":"9783319671048"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67104-8_4","type":"book-chapter","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T07:14:14Z","timestamp":1504163654000},"page":"60-82","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits"],"prefix":"10.1007","author":[{"given":"Valerio","family":"Tenace","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"issue":"6738","key":"4_CR1","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1038\/21526","volume":"399","author":"M Schulz","year":"1999","unstructured":"Schulz, M.: The end of the road for silicon? Nature 399(6738), 729\u2013730 (1999)","journal-title":"Nature"},{"issue":"6","key":"4_CR2","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1016\/S1369-7021(06)71539-5","volume":"9","author":"SE Thompson","year":"2006","unstructured":"Thompson, S.E., Parthasarathy, S.: Moore\u2019s law: the future of SI microelectronics. Mater. Today 9(6), 20\u201325 (2006)","journal-title":"Mater. Today"},{"issue":"45","key":"4_CR3","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1147\/rd.504.0433","volume":"50","author":"K Bernstein","year":"2006","unstructured":"Bernstein, K., Frank, D.J., Gattiker, A.E., Haensch, W., Ji, B.L., Nassif, S.R., Nowak, E.J., Pearson, D.J., Rohrer, N.J.: High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Dev. 50(45), 433\u2013449 (2006)","journal-title":"IBM J. Res. Dev."},{"issue":"7","key":"4_CR4","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R Zimmermann","year":"1997","unstructured":"Zimmermann, R., Fichtner, W.: Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circ. 32(7), 1079\u20131090 (1997)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"1","key":"4_CR5","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/SURV.2013.042313.00197","volume":"16","author":"C Perera","year":"2014","unstructured":"Perera, C., Zaslavsky, A., Christen, P., Georgakopoulos, D.: Context aware computing for the internet of things: a survey. IEEE Commun. Surv. Tutor. 16(1), 414\u2013454 (2014)","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"4_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9","volume-title":"Low Power Design Methodologies","author":"JM Rabaey","year":"2012","unstructured":"Rabaey, J.M., Pedram, M.: Low Power Design Methodologies, vol. 336. Springer Science & Business Media, Boston (2012). doi:10.1007\/978-1-4615-2307-9"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"De Marchi, M., Sacchetto, D., Frache, S., Zhang, J., Gaillardon, P., Leblebici, Y., De Micheli, G.: Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire fets. In: IEDM 2012: International Electron Devices Meeting, pp. 8.4.1\u20138.4.4, December 2012","DOI":"10.1109\/IEDM.2012.6479004"},{"issue":"11","key":"4_CR8","doi-asserted-by":"publisher","first-page":"4634","DOI":"10.1021\/nl102756r","volume":"10","author":"H-Y Chiu","year":"2010","unstructured":"Chiu, H.-Y., Perebeinos, V., Lin, Y.-M., Avouris, P.: Controllable PN junction formation in monolayer graphene using electrostatic substrate engineering. Nano Lett. 10(11), 4634\u20134639 (2010)","journal-title":"Nano Lett."},{"issue":"20","key":"4_CR9","doi-asserted-by":"publisher","first-page":"206805","DOI":"10.1103\/PhysRevLett.98.206805","volume":"98","author":"MY Han","year":"2007","unstructured":"Han, M.Y., \u00d6zyilmaz, B., Zhang, Y., Kim, P.: Energy band-gap engineering of graphene nanoribbons. Phys. Rev. Lett. 98(20), 206805 (2007)","journal-title":"Phys. Rev. Lett."},{"issue":"5","key":"4_CR10","doi-asserted-by":"publisher","first-page":"991","DOI":"10.1109\/TED.2007.894617","volume":"54","author":"S Ikeda","year":"2007","unstructured":"Ikeda, S., Hayakawa, J., Lee, Y.M., Matsukura, F., Ohno, Y., Hanyu, T., Ohno, H.: Magnetic tunnel junctions for spintronic memories and beyond. IEEE Trans. Electron Devices 54(5), 991\u20131002 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"5873","key":"4_CR11","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1126\/science.1145799","volume":"320","author":"SS Parkin","year":"2008","unstructured":"Parkin, S.S., Hayashi, M., Thomas, L.: Magnetic domain-wall racetrack memory. Science 320(5873), 190\u2013194 (2008)","journal-title":"Science"},{"issue":"8","key":"4_CR12","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2005.853601","volume":"13","author":"RS Shelar","year":"2005","unstructured":"Shelar, R.S., Sapatnekar, S.S.: Bdd decomposition for delay oriented pass transistor logic synthesis. IEEE Trans. VLSI Syst. 13(8), 957\u2013970 (2005)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"10","key":"4_CR13","doi-asserted-by":"publisher","first-page":"842","DOI":"10.1109\/82.633443","volume":"44","author":"VG Oklobdzija","year":"1997","unstructured":"Oklobdzija, V.G., et al.: Pass-transistor adiabatic logic using single power-clock supply. IEEE Trans. Circuits Syst. II 44(10), 842\u2013846 (1997)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"6","key":"4_CR14","doi-asserted-by":"publisher","first-page":"1546","DOI":"10.1109\/TCSI.2015.2415177","volume":"62","author":"S Houri","year":"2015","unstructured":"Houri, S., Billiot, G., Belleville, M., Valentian, A., Fanet, H.: Limits of CMOS technology and interest of nems relays for adiabatic logic applications. IEEE Trans. Circuits Syst. I 62(6), 1546\u20131554 (2015)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"4_CR15","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1038\/ncomms1682","volume":"3","author":"L Ding","year":"2012","unstructured":"Ding, L., Zhang, Z., Liang, S., Pei, T., Wang, S., Li, Y., Zhou, W., Liu, J., Peng, L.-M.: CMOS-based carbon nanotube pass-transistor logic integrated circuits. Nat. Commun. 3, 677 (2012)","journal-title":"Nat. Commun."},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Miryala, S., Calimera, A., Macii, E., Poncino, M.: Ultra low-power computation via graphene-based adiabatic logic gates. In: DSD 2014: Digital System Design Conference, pp. 365\u2013371 (2014)","DOI":"10.1109\/DSD.2014.49"},{"issue":"11","key":"4_CR17","doi-asserted-by":"publisher","first-page":"1145","DOI":"10.1109\/4.245595","volume":"28","author":"M Suzuki","year":"1993","unstructured":"Suzuki, M., Ohkubo, N., Shinbo, T., Yamanaka, T., Shimizu, A., Sasaki, K., Nakagome, Y.: A 1.5-ns 32-b CMOS alu in double pass-transistor logic. IEEE J. Solid-State Circuits 28(11), 1145\u20131151 (1993)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"4_CR18","first-page":"220","volume":"38","author":"JD Lee","year":"2001","unstructured":"Lee, J.D., Yoon, Y.J., Lee, K.H., Park, B.-G.: Application of dynamic pass-transistor logic to an 8-bit multiplier. J. Korean Phys. Soc. 38(3), 220\u2013223 (2001)","journal-title":"J. Korean Phys. Soc."},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Wu, T.-Y., Lu, L.-Y., Liang, C.-H.: Low-leakage and low-power implementation of high-speed 65nm logic gates. In: Electron Devices and Solid-State Circuits Conference. EDSSC 2008, pp. 1\u20134. IEEE (2008)","DOI":"10.1109\/EDSSC.2008.4760641"},{"key":"4_CR20","unstructured":"Bertacco, V., Minato, S., Verplaetse, P., Benini, L., De Micheli, G.: Decision diagrams and pass transistor logic synthesis. In: International Workshop on Logic Synthesis, vol. 168 (1997)"},{"issue":"4","key":"4_CR21","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1109\/JETCAS.2014.2361058","volume":"4","author":"L Amaru","year":"2014","unstructured":"Amaru, L., et al.: Biconditional binary decision diagrams: a novel canonical logic representation form. IEEE J. Emerg. Sel. Top.Circuits Syst. 4(4), 487\u2013500 (2014)","journal-title":"IEEE J. Emerg. Sel. Top.Circuits Syst."},{"key":"4_CR22","volume-title":"Towards One-Pass Synthesis","author":"R Drechsler","year":"2013","unstructured":"Drechsler, R., G\u00fcnther, W.: Towards One-Pass Synthesis. Springer Science & Business Media, Heidelberg (2013)"},{"key":"4_CR23","volume-title":"Cudd: Cu Decision Diagram Package Release 2.3.0","author":"F Somenzi","year":"1998","unstructured":"Somenzi, F.: Cudd: Cu Decision Diagram Package Release 2.3.0. University of Colorado at Boulder, Boulder (1998)"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Tenace, V., Calimera, A., Macii, E., Poncino, M.: One-pass logic synthesis for graphene-based Pass-XNOR logic circuits. In: Design Automation Conference. DAC 2015, pp. 1\u20136. ACM (2015)","DOI":"10.1145\/2744769.2744880"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Tenace, V., Calimera, A., Macii, E., Poncino, M.: Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits. In: International Conference on Very Large Scale Integration, VLSI-SoC 2016, pp. 1\u20136. September 2016","DOI":"10.1109\/VLSI-SoC.2016.7753575"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Tenace, V., Calimera, A., Macii, E., Poncino, M.: Pass-XNOR logic: a new logic style for PN junction based graphene circuits. In: Design, Automation and Test in Europe. DATE 2014, pp. 1\u20134. IEEE (2014)","DOI":"10.7873\/DATE.2014.275"},{"issue":"12","key":"4_CR27","doi-asserted-by":"publisher","first-page":"1111","DOI":"10.1109\/TCSII.2016.2624145","volume":"63","author":"V Tenace","year":"2016","unstructured":"Tenace, V., Calimera, A., Macii, E., Poncino, M.: Quasi-adiabatic logic arrays for silicon and beyond-silicon energy-efficient ICS. IEEE Trans. Circuits Syst. II Expr. Briefs 63(12), 1111\u20131115 (2016)","journal-title":"IEEE Trans. Circuits Syst. II Expr. Briefs"},{"issue":"8","key":"4_CR28","doi-asserted-by":"publisher","first-page":"962","DOI":"10.1016\/j.micpro.2015.05.018","volume":"39","author":"S Miryala","year":"2015","unstructured":"Miryala, S., Tenace, V., Calimera, A., Macii, E., Poncino, M.: Ultra-low power circuits using graphene p-n junctions and adiabatic computing. Microprocess. Microsyst. 39(8), 962\u2013972 (2015)","journal-title":"Microprocess. Microsyst."},{"key":"4_CR29","unstructured":"Synthesis, B.L., Group, V.: Abc: a system for sequential synthesis and verification (2014). http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/"},{"key":"4_CR30","unstructured":"Collection of digital design benchmarks (2015). http:\/\/goo.gl\/6fOVfN"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: System-on-Chip in the Nanoscale Era \u2013 Design, Verification and Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67104-8_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T09:56:34Z","timestamp":1750845394000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-67104-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319671031","9783319671048"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67104-8_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"1 September 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tallinn","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Estonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 September 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ati.ttu.ee\/vlsi-soc2016\/index.php?page=7","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}