{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T18:10:23Z","timestamp":1742926223237,"version":"3.40.3"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319671031"},{"type":"electronic","value":"9783319671048"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67104-8_8","type":"book-chapter","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T07:14:14Z","timestamp":1504163654000},"page":"152-172","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping"],"prefix":"10.1007","author":[{"given":"Valentino","family":"Peluso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto G.","family":"Rizzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"issue":"3","key":"8_CR1","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/1108956.1108957","volume":"37","author":"V Venkatachalam","year":"2005","unstructured":"Venkatachalam, V., Franz, M.: Power reduction techniques for microprocessor systems. ACM Comput. Surv. 37(3), 195\u2013237 (2005)","journal-title":"ACM Comput. Surv."},{"issue":"11","key":"8_CR2","doi-asserted-by":"publisher","first-page":"1441","DOI":"10.1109\/JSSC.2002.803941","volume":"37","author":"KJ Nowka","year":"2002","unstructured":"Nowka, K.J., Carpenter, G.D., MacDonald, E.W., Ngo, H.C., Brock, B.C., Ishii, K.I., Nguyen, T.Y., Burns, J.L.: A 32-bit powerpc system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE J. Solid State Circuits 37(11), 1441\u20131447 (2002)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Kolpe, T., Zhai, A., Sapatnekar, S.S.: Enabling improved power management in multicore processors through clustered DVFS. In: Design, Automation & Test in Europe Conference & Exhibition (DATE 2011), pp. 1\u20136. IEEE, March 2011","DOI":"10.1109\/DATE.2011.5763052"},{"issue":"4","key":"8_CR4","doi-asserted-by":"publisher","first-page":"1130","DOI":"10.1109\/JSSC.2009.2013772","volume":"44","author":"DN Truong","year":"2009","unstructured":"Truong, D.N., Cheng, W.H., Mohsenin, T., Yu, Z., Jacobson, A.T., Landge, G., Meeuwsen, M.J., Watnik, C., Tran, A.T., Xiao, Z., Work, E.W., Webb, J.W., Mejia, P.V., Baas, B.M.: A 167-processor computational platform in 65 nm CMOS. IEEE J. Solid State Circuits 44(4), 1130\u20131144 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"8_CR5","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/JSSC.2010.2080550","volume":"46","author":"S Dighe","year":"2010","unstructured":"Dighe, S., Vangal, S.R., Aseron, P.A., Kumar, S., Jacob, T., Bowman, K.A., Tschanz, J., Borkar, N., De, V., Howard, J., Erraguntla, V., Borkar, S.: Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. IEEE J. Solid State Circuits 46(1), 184\u2013193 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Park, J., Shin, D., Chang, N., Pedram, M.: Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors. In: International Symposium on Low-Power Electronics and Design (ISLPED 2010), pp. 419\u2013424, August 2010","DOI":"10.1145\/1840845.1840938"},{"key":"8_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1007\/978-3-540-74442-9_54","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"S Miermont","year":"2007","unstructured":"Miermont, S., Vivet, P., Renaudin, M.: A power supply selector for energy- and area-efficient local dynamic voltage scaling. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol. 4644, pp. 556\u2013565. Springer, Heidelberg (2007). doi:10.1007\/978-3-540-74442-9_54"},{"issue":"4","key":"8_CR8","doi-asserted-by":"publisher","first-page":"1167","DOI":"10.1109\/JSSC.2009.2014206","volume":"44","author":"E Beign\u00e9","year":"2009","unstructured":"Beign\u00e9, E., Clermidy, F., Lhermet, H., Miermont, S., Thonnart, Y., Tran, X.-T., Valentian, A., Varreau, D., Vivet, P., Popon, X., Lebreton, H.: An asynchronous power aware and adaptive noc based circuit. IEEE J. Solid State Circuits 44(4), 1167\u20131177 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Peluso, V., Calimera, A., Macii, E., Alioto, M.: Ultra-fine grain vdd-hopping for energy-efficient multi-processor SoCs. In: International Conference on Very Large Scale Integration (VLSI-SoC 2016), pp. 1\u20136. IEEE, September 2016","DOI":"10.1109\/VLSI-SoC.2016.7753580"},{"key":"8_CR10","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1016\/j.sse.2015.11.015","volume":"117","author":"D Rossi","year":"2016","unstructured":"Rossi, D., Pullini, A., Loi, I., Gautschi, M., G\u00fcrkaynak, F.K., Bartolini, A., Flatresse, P., Benini, L.: A 60 GOPS\/W, 1.8 v to 0.9 v body bias ULP cluster in 28 nm UTBB FD-SOI technology. Solid State Electron. 117, 170\u2013184 (2016)","journal-title":"Solid State Electron."},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Bolzani, L., Calimera, A., Macii, A., Macii, E., Poncino, M.: Enabling concurrent clock and power gating in an industrial design flow. In: Design, Automation & Test in Europe Conference Exhibition (DATE 2009), pp. 334\u2013339, April 2009","DOI":"10.1109\/DATE.2009.5090684"},{"key":"8_CR12","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1007\/978-1-4614-4078-9_9","volume-title":"Circuit Design for Reliability","author":"A Calimera","year":"2015","unstructured":"Calimera, A., Macii, A., Macii, E., Poncino, M.: Power-gating for leakage control and beyond. In: Reis, R., Cao, Y., Wirth, G. (eds.) Circuit Design for Reliability, pp. 175\u2013205. Springer, New York (2015). doi:10.1007\/978-1-4614-4078-9_9"},{"issue":"5","key":"8_CR13","doi-asserted-by":"publisher","first-page":"530","DOI":"10.1016\/j.mejo.2013.11.013","volume":"45","author":"V Tenace","year":"2014","unstructured":"Tenace, V., Miryala, S., Calimera, A., Macii, A., Macii, E., Poncino, M.: Row-based body-bias assignment for dynamic thermal clock-skew compensation. Microelectron. J. 45(5), 530\u2013538 (2014)","journal-title":"Microelectron. J."},{"issue":"1","key":"8_CR14","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/MM.2009.13","volume":"29","author":"X Liang","year":"2009","unstructured":"Liang, X., Wei, G.Y., Brooks, D.: Revival: a variation-tolerant architecture using voltage interpolation and variable latency. IEEE Micro 29(1), 127\u2013138 (2009)","journal-title":"IEEE Micro"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Gupta, M.S., Rivers, J.A., Bose, P., Wei, G.Y., Brooks, D.: Tribeca: design for PVT variations with local recovery and fine-grained adaptation. In: International Symposium on Microarchitecture (MICRO 2009), pp. 435\u2013446, December 2009","DOI":"10.1145\/1669112.1669168"},{"issue":"2","key":"8_CR16","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/JETCAS.2011.2159285","volume":"1","author":"MR Kakoee","year":"2011","unstructured":"Kakoee, M.R., Benini, L.: Fine-grained power and body-bias control for near-threshold deep sub-micron CMOS circuits. IEEE J. Emerg. Sel. Topics Circuits Syst. 1(2), 131\u2013140 (2011)","journal-title":"IEEE J. Emerg. Sel. Topics Circuits Syst."},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Nakamura, Y., Levacq, D., Xiao, L., Minakawa, T., Niiyama, T., Takamiya, M., Sakurai, T.: 1\/5 power reduction by global optimization based on fine-grained body biasing. In: Custom Integrated Circuits Conference (CICC 2008), pp. 547\u2013550. IEEE, September 2008","DOI":"10.1109\/CICC.2008.4672143"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Muramatsu, A., Yasufuku, T., Nomura, M., Takamiya, M., Shinohara, H., Sakurai, T.: 12% power reduction by within-functional-block fine-grained adaptive dual supply voltage control in logic circuits with 42 voltage domains. In: European Solid-State Circuits Conference (ESSCIRC 2011), pp. 191\u2013194. IEEE, September 2011","DOI":"10.1109\/ESSCIRC.2011.6044897"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Yasufuku, T., Hirairi, K., Pu, Y., Zheng, Y.F., Takahashi, R., Sasaki, M., Muramatsu, A., Nomura, M., Shinohara, H., Takamiya, M., Sakurai, T., Fuketa, H.: 24% power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits. In: International Symposium on Quality Electronic Design (ISQED 2012), pp. 586\u2013591. IEEE, March 2012","DOI":"10.1109\/ISQED.2012.6187553"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Babighian, P., Benini, L., Macii, A., Macii, E.: Post-layout leakage power minimization based on distributed sleep transistor insertion. In: International Symposium on Low Power Electronics and Design (ISLPED 2004), pp. 138\u2013143. IEEE, August 2004","DOI":"10.1145\/1013235.1013275"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Calimera, A., Pullini, A., Sathanur, A.V., Benini, L., Macii, A., Macii, E., Poncino, M.: Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology. In: Great Lakes symposium on VLSI (GLSVLSI 2007), pp. 501\u2013504. ACM (2007)","DOI":"10.1145\/1228784.1228903"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Saha, D., Chatterjee, A., Chatterjee, S., Sarkar, C.K.: Row-based dual Vdd assignment, for a level converter free CSA design and its near-threshold operation. In: Advances in Electrical Engineering, pp. 1\u20136 (2014)","DOI":"10.1155\/2014\/814975"},{"issue":"9","key":"8_CR23","doi-asserted-by":"publisher","first-page":"1103","DOI":"10.1109\/TVLSI.2005.857149","volume":"13","author":"AU Diril","year":"2005","unstructured":"Diril, A.U., Dhillon, Y.S., Chatterjee, A., Singh, A.D.: Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(9), 1103\u20131107 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"8_CR24","unstructured":"Pulp: An open parallel ultra-low-power processing-platform. http:\/\/www.pulp-platform.org\/"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: System-on-Chip in the Nanoscale Era \u2013 Design, Verification and Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67104-8_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,31]],"date-time":"2021-08-31T00:03:56Z","timestamp":1630368236000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-67104-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319671031","9783319671048"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67104-8_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"1 September 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tallinn","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Estonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 September 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ati.ttu.ee\/vlsi-soc2016\/index.php?page=7","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}