{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T22:20:52Z","timestamp":1725920452286},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319672946"},{"type":"electronic","value":"9783319672953"}],"license":[{"start":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T00:00:00Z","timestamp":1510790400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-67295-3_10","type":"book-chapter","created":{"date-parts":[[2017,11,15]],"date-time":"2017-11-15T12:36:44Z","timestamp":1510749404000},"page":"209-225","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Decomposition of Index Generation Functions Using a Monte Carlo Method"],"prefix":"10.1007","author":[{"given":"Tsutomu","family":"Sasao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon T.","family":"Butler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,11,16]]},"reference":[{"unstructured":"R.L. Ashenhurst, The decomposition of switching functions, in International Symposium on the Theory of Switching, April 1957, pp. 74\u2013116","key":"10_CR1"},{"doi-asserted-by":"crossref","unstructured":"V. Bertacco, M. Damiani, The disjunctive decomposition of logic functions, in IEEE\/ACM International Conference on Computer-Aided Design (ICCAD-1997), November 1997, pp. 78\u201382","key":"10_CR2","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"10_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"RK Brayton","year":"1984","unstructured":"R.K. Brayton, G.D. Hachtel, C.T. McMullen, A.L. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis (Kluwer Academic, Boston, 1984)"},{"key":"10_CR4","volume-title":"A New Approach to the Design of Switching Circuits","author":"HA Curtis","year":"1962","unstructured":"H.A. Curtis, A New Approach to the Design of Switching Circuits (D. Van Nostrand Co., Princeton, NJ, 1962)"},{"doi-asserted-by":"crossref","unstructured":"V. Kravets, K. Sakallah, Constructive library-aware synthesis using symmetries, in Design, Automation and Test in Europe (DATE-2000), Paris, March 2000, pp. 208\u2013213","key":"10_CR5","DOI":"10.1145\/343647.343734"},{"doi-asserted-by":"crossref","unstructured":"Y-T. Lai, M. Pedram, S.B.K. Vrudhula, BDD based decomposition of logic functions with application to FPGA synthesis, in 30th ACM\/IEEE Design Automation Conference (DAC-1993), June 1993, pp. 642\u2013647","key":"10_CR6","DOI":"10.1145\/157485.165078"},{"key":"10_CR7","volume-title":"Introduction to Combinatorial Mathematics","author":"CL Liu","year":"1968","unstructured":"C.L. Liu, Introduction to Combinatorial Mathematics (McGraw-Hill, New York, 1968)"},{"unstructured":"Y. Matsunaga, An exact and efficient algorithm for disjunctive decomposition, in Synthesis and System Integration of Mixed Technologies (SASIMI-1998), October 1998, pp. 44\u201350","key":"10_CR8"},{"issue":"2","key":"10_CR9","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1587\/transinf.2014RCP0006","volume":"E98-D","author":"H Nakahara","year":"2015","unstructured":"H. Nakahara, T. Sasao, M. Matsuura, H. Iwamoto, Y. Terao, A memory-based IPv6 lookup architecture using parallel index generation units. IEICE Trans. Inf. Syst. E98-D(2), 262\u2013271 (2015)","journal-title":"IEICE Trans. Inf. Syst."},{"key":"10_CR10","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1007\/978-1-4615-3154-8_11","volume-title":"Logic Synthesis and Optimization","author":"T Sasao","year":"1993","unstructured":"T. Sasao, FPGA design by generalized functional decomposition, in Logic Synthesis and Optimization, ed. by T. Sasao (Kluwer Academic, Dordrecht, 1993), pp. 233\u2013258"},{"key":"10_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5139-3","volume-title":"Switching Theory for Logic Synthesis","author":"T Sasao","year":"1999","unstructured":"T. Sasao, Switching Theory for Logic Synthesis (Kluwer Academic, Dordrecht, 1999)"},{"doi-asserted-by":"crossref","unstructured":"T. Sasao, Totally undecomposable functions: applications to efficient multiple-valued decompositions, in International Symposium on Multiple-Valued Logic (ISMVL-1999), Freiburg, 20\u201323 May 1999, pp. 59\u201365","key":"10_CR12","DOI":"10.1109\/ISMVL.1999.779696"},{"key":"10_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-8104-2","volume-title":"Memory-Based Logic Synthesis","author":"T Sasao","year":"2011","unstructured":"T. Sasao, Memory-Based Logic Synthesis (Springer, New York, 2011)"},{"issue":"3\u20134","key":"10_CR14","first-page":"235","volume":"23","author":"T Sasao","year":"2014","unstructured":"T. Sasao, Index generation functions: tutorial. J. Mult. Valued Log. Soft Comput. 23(3\u20134), 235\u2013263 (2014)","journal-title":"J. Mult. Valued Log. Soft Comput."},{"doi-asserted-by":"crossref","unstructured":"T. Sasao, A realization of index generation functions using multiple IGUs, in International Symposium on Multiple-Valued Logic (ISMVL-2016), Sapporo, 17\u201319 May 2016, pp.113\u2013118","key":"10_CR15","DOI":"10.1109\/ISMVL.2016.17"},{"unstructured":"T. Sasao, K. Matsuura, Y. Iguchi, A heuristic decomposition of index generation functions with many variables, in The 20th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI-2016), Kyoto, 24 October 2016, R1\u20136, pp. 23\u201328","key":"10_CR16"},{"doi-asserted-by":"crossref","unstructured":"T. Sasao, K. Matsuura, Y. Iguchi, An algorithm to find optimum support-reducing decompositions for index generation functions, in Design, Automation and Test in Europe (DATE-2017), Lausanne, 27\u201331 March 2017","key":"10_CR17","DOI":"10.23919\/DATE.2017.7927100"}],"container-title":["Advanced Logic Synthesis"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67295-3_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T05:19:38Z","timestamp":1570339178000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-67295-3_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,16]]},"ISBN":["9783319672946","9783319672953"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67295-3_10","relation":{},"subject":[],"published":{"date-parts":[[2017,11,16]]}}}