{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T06:04:02Z","timestamp":1780466642816,"version":"3.54.1"},"publisher-location":"Cham","reference-count":44,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319672946","type":"print"},{"value":"9783319672953","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T00:00:00Z","timestamp":1510790400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-67295-3_4","type":"book-chapter","created":{"date-parts":[[2017,11,15]],"date-time":"2017-11-15T12:36:44Z","timestamp":1510749404000},"page":"69-101","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Physical Awareness Starting at Technology-Independent Logic Synthesis"],"prefix":"10.1007","author":[{"given":"Andr\u00e9 In\u00e1cio","family":"Reis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jody M. A.","family":"Matos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,11,16]]},"reference":[{"key":"4_CR1","unstructured":"C. Alpert, When logic synthesis met physical synthesis, Invited Talk at the 22nd Workshop on Logic and Synthesis (2013)"},{"issue":"5","key":"4_CR2","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TCAD.2003.810749","volume":"22","author":"CJ Alpert","year":"2003","unstructured":"C.J. Alpert, J. Hu, S.S. Sapatnekar, P.G. Villarrubia, A practical methodology for early buffer and wire resource allocation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(5), 573\u2013583 (2003)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR3","doi-asserted-by":"crossref","DOI":"10.1201\/9781420013481","volume-title":"Handbook of Algorithms For Physical Design Automation","author":"CJ Alpert","year":"2008","unstructured":"C.J. Alpert, D.P. Mehta, S.S. Sapatnekar, Handbook of Algorithms For Physical Design Automation (CRC Press, Boca Raton, 2008)"},{"key":"4_CR4","first-page":"217","volume-title":"Gate sizing in MOS digital circuits with linear programming, in Proceedings of the Conference on European Design Automation","author":"MR Berkelaar","year":"1990","unstructured":"M.R. Berkelaar, J.A. Jess, Gate sizing in MOS digital circuits with linear programming, in Proceedings of the Conference on European Design Automation (IEEE Computer Society Press, Los Alamitos, 1990), pp. 217\u2013221"},{"key":"4_CR5","first-page":"69","volume-title":"The fanout problem: from theory to practice, in Proceedings of the decennial Caltech Conference on VLSI on Advanced Research in VLSI","author":"CL Berman","year":"1989","unstructured":"C.L. Berman, J.L. Carter, K.F. Day, The fanout problem: from theory to practice, in Proceedings of the decennial Caltech Conference on VLSI on Advanced Research in VLSI (MIT Press, Cambridge, 1989), pp. 69\u201399"},{"issue":"1","key":"4_CR6","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/TCAD.1987.1270247","volume":"6","author":"K Chang","year":"1987","unstructured":"K. Chang, D.C. Du, Efficient algorithms for layer assignment problem. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(1), 67\u201378 (1987)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"4_CR7","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/TCAD.2003.819904","volume":"23","author":"CW Chang","year":"2004","unstructured":"C.W. Chang, M.F. Hsiao, B. Hu, K. Wang, M. Marek-Sadowska, C.K. Cheng, S.J. Chen, Fast postplacement optimization using functional symmetries. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 23(1), 102\u2013118 (2004)","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"K.-H. Chang, I.L. Markov, V. Bertacco, Postplacement rewiring by exhaustive search for functional symmetries. ACM Trans. Des. Autom. Electron. Syst. 12(3), 32:1\u201332:21, Article 32 (2008)","DOI":"10.1145\/1255456.1255469"},{"issue":"4","key":"4_CR9","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/92.645073","volume":"5","author":"O Coudert","year":"1997","unstructured":"O. Coudert, Gate sizing for constrained delay\/power\/area optimization. IEEE Trans. Very Large Scale Integr. Syst. 5(4), 465\u2013472 (1997)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"4_CR10","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/TVLSI.2010.2102780","volume":"20","author":"KR Dai","year":"2012","unstructured":"K.R. Dai, W.H. Liu, Y.L. Li, NCTU-GR: Efficient simulated evolution-based rerouting and congestion-relaxed layer assignment on 3-d global routing. IEEE Trans. Very Large Scale Integr. Syst. 20(3), 459\u2013472 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"4_CR11","volume-title":"Logic Synthesis","author":"S Devadas","year":"1994","unstructured":"S. Devadas, A. Ghosh, K.W. Keutzer, Logic Synthesis (McGraw-Hill, New York, 1994)"},{"key":"4_CR12","volume-title":"Tacue: a timing-aware cuts enumeration algorithm for parallel synthesis, in Proceedings of the 51st Annual Design Automation Conference, DAC \u201914","author":"M Elbayoumi","year":"2014","unstructured":"M. Elbayoumi, M. Choudhury, V. Kravets, A. Sullivan, M. Hsiao, M. Elnainay, Tacue: a timing-aware cuts enumeration algorithm for parallel synthesis, in Proceedings of the 51st Annual Design Automation Conference, DAC \u201914 (2014)"},{"key":"4_CR13","volume-title":"Constructive AIG optimization considering input weights, in 2011 12th International Symposium on Quality Electronic Design","author":"T Figueir\u00f3","year":"2011","unstructured":"T. Figueir\u00f3, R.P. Ribas, A.I. Reis, Constructive AIG optimization considering input weights, in 2011 12th International Symposium on Quality Electronic Design (2011)"},{"key":"4_CR14","volume-title":"Algorithms for VLSI Design Automation","author":"SH Gerez","year":"1999","unstructured":"S.H. Gerez, Algorithms for VLSI Design Automation, vol. 8 (Wiley, New York, 1999)"},{"key":"4_CR15","volume-title":"Logic Synthesis and Verification Algorithms","author":"GD Hachtel","year":"2006","unstructured":"G.D. Hachtel, F. Somenzi, Logic Synthesis and Verification Algorithms (Springer, New York, 2006)"},{"key":"4_CR16","volume-title":"Logic Synthesis and Verification","author":"S Hassoun","year":"2012","unstructured":"S. Hassoun, T. Sasao, Logic Synthesis and Verification, vol. 654 (Springer, New York, 2012)"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"J. Hu, A.B. Kahng, S. Kang, M.C. Kim, I.L. Markov, Sensitivity-guided metaheuristics for accurate discrete gate sizing, in 2012 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (IEEE, 2012), pp. 233\u2013239","DOI":"10.1145\/2429384.2429428"},{"key":"4_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-9591-6","volume-title":"VLSI Physical Design: From Graph Partitioning to Timing Closure","author":"AB Kahng","year":"2011","unstructured":"A.B. Kahng, J. Lienig, I.L. Markov, J. Hu, VLSI Physical Design: From Graph Partitioning to Timing Closure (Springer, New York, 2011)"},{"key":"4_CR19","first-page":"450","volume-title":"High-performance gate sizing with a signoff timer, in Proceedings of the International Conference on Computer-Aided Design","author":"AB Kahng","year":"2013","unstructured":"A.B. Kahng, S. Kang, H. Lee, I.L. Markov, P. Thapar, High-performance gate sizing with a signoff timer, in Proceedings of the International Conference on Computer-Aided Design (IEEE Press, Piscataway, 2013), pp. 450\u2013457"},{"key":"4_CR20","volume-title":"Advanced Techniques in Logic Synthesis, Optimizations and Applications","author":"SP Khatri","year":"2011","unstructured":"S.P. Khatri, K. Gulati, Advanced Techniques in Logic Synthesis, Optimizations and Applications (Springer, New York, 2011)"},{"issue":"3","key":"4_CR21","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.67789","volume":"10","author":"JM Kleinhans","year":"1991","unstructured":"J.M. Kleinhans, G. Sigl, F.M. Johannes, K.J. Antreich, Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 10(3), 356\u2013365 (1991)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"J. Lillis, C.K. Cheng, T.T. Lin, Algorithms for optimal introduction of redundant logic for timing and area optimization, in 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World, ISCAS\u201996, vol. 4 (IEEE, 1996), pp. 452\u2013455","DOI":"10.1109\/ISCAS.1996.541999"},{"key":"4_CR23","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-6627-6","volume-title":"Practical Problems in VLSI Physical Design Automation","author":"SK Lim","year":"2008","unstructured":"S.K. Lim, Practical Problems in VLSI Physical Design Automation (Springer, Dordrecht, 2008)"},{"issue":"2","key":"4_CR24","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TCAD.2009.2035575","volume":"29","author":"Y Liu","year":"2010","unstructured":"Y. Liu, J. Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 223\u2013234 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"L. Machado, M. Martins, V. Callegaro, R.P. Ribas, A.I. Reis, Kl-cut based digital circuit remapping, in Proceedings of the NORCHIP 2012 (2012)","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"L. Machado, M.G.A. Martins, V. Callegaro, R.P. Ribas, A.I. Reis, Iterative remapping respecting timing constraints, in 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 236\u2013241 (2013)","DOI":"10.1109\/ISVLSI.2013.6654639"},{"issue":"11","key":"4_CR27","doi-asserted-by":"crossref","first-page":"1985","DOI":"10.1109\/JPROC.2015.2478963","volume":"103","author":"IL Markov","year":"2015","unstructured":"I.L. Markov, J. Hu, M.C. Kim, Progress and challenges in VLSI placement research. Proc. IEEE 103(11), 1985\u20132003 (2015)","journal-title":"Proc. IEEE"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"O. Martinello, F.S. Marques, R.P. Ribas, A.I. Reis, Kl-cuts: a new approach for logic synthesis targeting multiple output blocks, in 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010), pp. 777\u2013782 (2010)","DOI":"10.1109\/DATE.2010.5456946"},{"key":"4_CR29","doi-asserted-by":"crossref","unstructured":"M.G.A. Martins, L. Rosa, A.B. Rasmussen, R.P. Ribas, A.I. Reis, Boolean factoring with multi-objective goals, in 2010 IEEE International Conference on Computer Design, pp. 229\u2013234 (2010)","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"4_CR30","volume-title":"Open cell library in 15nm freepdk technology, in Proceedings of the 2015 Symposium on International Symposium on Physical Design, ISPD \u201915","author":"M Martins","year":"2015","unstructured":"M. Martins, J.M. Matos, R.P. Ribas, A. Reis, G. Schlinker, L. Rech, J. Michelsen, Open cell library in 15nm freepdk technology, in Proceedings of the 2015 Symposium on International Symposium on Physical Design, ISPD \u201915 (2015)"},{"key":"4_CR31","volume-title":"Synthesis and Optimization of Digital Circuits","author":"GD Micheli","year":"1994","unstructured":"G.D. Micheli, Synthesis and Optimization of Digital Circuits (McGraw-Hill, New York, 1994)"},{"key":"4_CR32","unstructured":"R. Murgai, On the global fanout optimization problem, in 1999 IEEE\/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051) (1999)"},{"issue":"8","key":"4_CR33","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/43.31546","volume":"8","author":"R Nair","year":"1989","unstructured":"R. Nair, C.L. Berman, P.S. Hauge, E.J. Yoffa, Generation of performance constraints for layout. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 8(8), 860\u2013874 (1989). https:\/\/doi.org\/10.1109\/43.31546","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"4_CR34","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-68739-1","volume-title":"Modern Circuit Placement: Best Practices and Results","author":"GJ Nam","year":"2007","unstructured":"G.J. Nam, J.J. Cong, Modern Circuit Placement: Best Practices and Results (Springer, Boston, 2007)"},{"key":"4_CR35","first-page":"25","volume-title":"Cell replication and redundancy elimination during placement for cycle time optimization, in Proceedings of the 1999 IEEE\/ACM International Conference on Computer-Aided Design","author":"I Neumann","year":"1999","unstructured":"I. Neumann, D. Stoffel, H. Hartje, W. Kunz, Cell replication and redundancy elimination during placement for cycle time optimization, in Proceedings of the 1999 IEEE\/ACM International Conference on Computer-Aided Design (IEEE Press, Piscataway, 1999), pp. 25\u201330"},{"issue":"12","key":"4_CR36","doi-asserted-by":"crossref","first-page":"1526","DOI":"10.1109\/43.331409","volume":"13","author":"J Qian","year":"1994","unstructured":"J. Qian, S. Pullela, L. Pillage, Modeling the \u201ceffective capacitance\u201d for the RC interconnect of CMOS gates. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(12), 1526\u20131535 (1994)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"4_CR37","unstructured":"R. Rudell, Logic synthesis for vlsi design, Ph.D. thesis, University of California, Berkeley (1989)"},{"key":"4_CR38","volume-title":"EDA for IC Implementation, Circuit Design, and Process Technology","author":"L Scheffer","year":"2006","unstructured":"L. Scheffer, L. Lavagno, G. Martin, EDA for IC Implementation, Circuit Design, and Process Technology (CRC Press, Hoboken, 2006)"},{"key":"4_CR39","unstructured":"E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A.L. Sangiovanni-Vincentelli, SIS: a system for sequential circuit synthesis. Technical Report No. UCB\/ERL M92\/41. EECS Department, University of California, Berkeley (1992)"},{"key":"4_CR40","doi-asserted-by":"crossref","unstructured":"S. Shah, A. Srivastava, D. Sharma, D. Sylvester, D. Blaauw, V. Zolotov, Discrete VT assignment and gate sizing using a self-snapping continuous formulation, in IEEE\/ACM International Conference on Computer-Aided Design, ICCAD-2005 (IEEE, 2005), pp. 705\u2013712","DOI":"10.1109\/ICCAD.2005.1560157"},{"issue":"1","key":"4_CR41","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/TVLSI.2003.820527","volume":"12","author":"A Srivastava","year":"2004","unstructured":"A. Srivastava, R. Kastner, C. Chen, M. Sarrafzadeh, Timing driven gate duplication. IEEE Trans. Very Large Scale Integr. Syst. 12(1), 42\u201351 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"4_CR42","doi-asserted-by":"crossref","unstructured":"L.P. Van Ginneken, Buffer placement in distributed RC-tree networks for minimal Elmore delay, in IEEE International Symposium on Circuits and Systems, 1990 (IEEE, 1990), pp. 865\u2013868","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"4_CR43","volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","author":"LT Wang","year":"2009","unstructured":"L.T. Wang, Y.W. Chang, K.T.T. Cheng, Electronic Design Automation: Synthesis, Verification, and Test (Morgan Kaufmann, Burlington, 2009)"},{"key":"4_CR44","volume-title":"Timing optimization by restructuring long combinatorial paths, in Proceedings of the 2007 IEEE\/ACM International Conference on Computer-aided Design","author":"J Werber","year":"2007","unstructured":"J. Werber, D. Rautenbach, C. Szegedy, Timing optimization by restructuring long combinatorial paths, in Proceedings of the 2007 IEEE\/ACM International Conference on Computer-aided Design (2007)"}],"container-title":["Advanced Logic Synthesis"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67295-3_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T00:59:09Z","timestamp":1750985949000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-67295-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,16]]},"ISBN":["9783319672946","9783319672953"],"references-count":44,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67295-3_4","relation":{},"subject":[],"published":{"date-parts":[[2017,11,16]]}}}