{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T22:20:45Z","timestamp":1725920445290},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319672946"},{"type":"electronic","value":"9783319672953"}],"license":[{"start":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T00:00:00Z","timestamp":1510790400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-67295-3_6","type":"book-chapter","created":{"date-parts":[[2017,11,15]],"date-time":"2017-11-15T07:36:44Z","timestamp":1510731404000},"page":"125-150","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Automated Pipeline Transformations with Fluid Pipelines"],"prefix":"10.1007","author":[{"given":"Rafael T.","family":"Possignolo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elnaz","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haven","family":"Skinner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,11,16]]},"reference":[{"issue":"1","key":"6_CR1","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1007\/s10766-013-0277-2","volume":"43","author":"D Baudisch","year":"2015","unstructured":"D. Baudisch, K. Schneider, Evaluation of speculation in out-of-order execution of synchronous dataflow networks. Int. J. Parallel Program. 43(1), 86\u2013129 (2015). doi:10.1007\/s10766-013-0277-2","journal-title":"Int. J. Parallel Program."},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"D. Bufistov, J. Cortadella, M. Galceran-Oms, J. Julvez, M. Kishinevsky, Retiming and recycling for elastic systems with early evaluation, in 46th Design Automation Conference (2009), pp. 288\u2013291","DOI":"10.1145\/1629911.1629988"},{"key":"6_CR3","volume-title":"Implementing latency-insensitive dataflow blocks, in Proceedings of the 13th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE\u201915","author":"B Cao","year":"2015","unstructured":"B. Cao, K. Ross, M. Kim, S. Edwards, Implementing latency-insensitive dataflow blocks, in Proceedings of the 13th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE\u201915 (2015)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"L.P. Carloni, A.L. Sangiovanni-Vincentelli, Performance analysis and optimization of latency insensitive systems, in Proceedings of the 37th Design Automation Conference (ACM, New York, NY, 2000), pp. 361\u2013367. doi:http:\/\/doi.acm.org\/10.1145\/337292.337441","DOI":"10.1145\/337292.337441"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"L.P. Carloni, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli, A methodology for correct-by-construction latency-insensitive design, in International Conference on Computer-Aided Design (1999), pp. 309\u2013315","DOI":"10.1109\/ICCAD.1999.810667"},{"issue":"3","key":"6_CR6","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/43.594829","volume":"16","author":"LF Chao","year":"1997","unstructured":"L.F. Chao, A. LaPaugh, E.M. Sha, Rotation scheduling: a loop pipelining algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(3), 229\u2013239 (1997). doi:10.1109\/43.594829","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"N. Choudhary, B. Dwiel, E. Rotenberg, A physical design study of FabScalar-generated superscalar cores, in 2012 IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) (2012), pp. 165\u2013170. doi:10.1109\/VLSI-SoC.2012.6379024","DOI":"10.1109\/VLSI-SoC.2012.6379024"},{"key":"6_CR8","volume-title":"SELF: specification and design of synchronous elastic circuits, in Proceedings of the ACM\/IEEE International Workshop on Timing Issues, TAU 06","author":"J Cortadella","year":"2006","unstructured":"J. Cortadella, M. Kishinevsky, B. Grundmann, SELF: specification and design of synchronous elastic circuits, in Proceedings of the ACM\/IEEE International Workshop on Timing Issues, TAU 06 (2006)"},{"key":"6_CR9","unstructured":"J. Cortadella, M. Galceran-Oms, M. Kishinevsky, Elastic systems, in Proceedings of the 8th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE \u201910 (2010), pp. 149\u2013158"},{"issue":"11","key":"6_CR10","doi-asserted-by":"publisher","first-page":"2061","DOI":"10.1109\/JPROC.2015.2456189","volume":"103","author":"J Cortadella","year":"2015","unstructured":"J. Cortadella, M. Galceran-Oms, M. Kishinevsky, S.S. Sapatnekar, Rtl synthesis: from logic synthesis to automatic pipelining. Proc. IEEE 103(11), 2061\u20132075 (2015). doi:10.1109\/JPROC.2015.2456189","journal-title":"Proc. IEEE"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"G. Dimitrakopoulos, I. Seitanidis, A. Psarras, K. Tsiouris, P.M. Mattheakis, J. Cortadella, Hardware primitives for the synthesis of multithreaded elastic systems, in 2014 Design, Automation Test in Europe Conference Exhibition (DATE) (2014), pp. 1\u20134. doi:10.7873\/DATE.2014.314","DOI":"10.7873\/DATE.2014.314"},{"key":"6_CR12","volume-title":"Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs, in Proceedings of the 26th Conference on Field Programmable Logic and Applications (FPL)","author":"I Ganusov","year":"2016","unstructured":"I. Ganusov, H. Fraisse, A. Ng, R.T. Possignolo, S. Das, Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs, in Proceedings of the 26th Conference on Field Programmable Logic and Applications (FPL) (2016)"},{"key":"6_CR13","volume-title":"The optimal logic depth per pipeline stage is 6 to 8 for inverter delays, in Proceedings of the 29th International Symposium on Computer Architecture","author":"M Hrishikesh","year":"2002","unstructured":"M. Hrishikesh, D. Burger, N.P. Jouppi, K.I. Farkas, P. Shivakumar, The optimal logic depth per pipeline stage is 6 to 8 for inverter delays, in Proceedings of the 29th International Symposium on Computer Architecture (2002)"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/2435264.2435296","volume-title":"Elastic CGRAs, in Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Y Huang","year":"2013","unstructured":"Y. Huang, P. Ienne, O. Temam, Y. Chen, C. Wu, Elastic CGRAs, in Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, NY, 2013), pp. 171\u2013180. doi:10.1145\/2435264.2435296"},{"key":"6_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/b95112","volume-title":"Coloured Petri Nets Modelling and Validation of Concurrent Systems","author":"K Jensen","year":"2009","unstructured":"K. Jensen, L.M. Kristensen, Coloured Petri Nets Modelling and Validation of Concurrent Systems (Springer, Berlin, Heidelberg, 2009)"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"J. Julvez, J. Cortadella, M. Kishinevsky, Performance analysis of concurrent systems with early evaluation, in International Conference on Computer-Aided Design, pp. 448\u2013455 (2006). doi:10.1109\/ICCAD.2006.320155","DOI":"10.1109\/ICCAD.2006.320155"},{"key":"6_CR17","volume-title":"ESESC: a fast multicore simulator using time-based sampling, in International Symposium on High Performance Computer Architecture, HPCA\u201919","author":"KE Ardestani","year":"2013","unstructured":"K.E. Ardestani, J. Renau, ESESC: a fast multicore simulator using time-based sampling, in International Symposium on High Performance Computer Architecture, HPCA\u201919 (2013)"},{"key":"6_CR18","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"C.E. Leiserson, J.B. Saxe, Retiming synchronous circuitry. Algorithmica 6, 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"S. Li, J. Ahn, R. Strong, J. Brockman, D. Tullsen, N. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, in 42nd IEEE\/ACM Int\u2019l Symp. on Microarchitecture (IEEE, New York, 2009), pp. 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"M. Oskin, F. Chong, M. Farrens, HLS: combining statistical and symbolic simulation to guide microprocessor designs, in International Symposium on Computer Architecture, Vancouver (2000), pp. 71\u201382","DOI":"10.1145\/339647.339656"},{"key":"6_CR21","volume-title":"FluidPipelines: elastic circuitry meets out-of-order execution, in Proceedings of the 34th International Conference on Computer Design (ICCD)","author":"RT Possignolo","year":"2016","unstructured":"R.T. Possignolo, E. Ebrahimi, H. Skinner, J. Renau, FluidPipelines: elastic circuitry meets out-of-order execution, in Proceedings of the 34th International Conference on Computer Design (ICCD) (2016)"},{"key":"6_CR22","volume-title":"FluidPipelines: elastic circuitry without throughput penalty, in Proceedings of the 2016 International Workshop on Logic Synthesis (IWLS)","author":"RT Possignolo","year":"2016","unstructured":"R.T. Possignolo, E. Ebrahimi, H. Skinner, J. Renau, FluidPipelines: elastic circuitry without throughput penalty, in Proceedings of the 2016 International Workshop on Logic Synthesis (IWLS) (2016)"},{"key":"6_CR23","first-page":"171","volume-title":"Bounded dataflow networks and latency-insensitive circuits, in Proceedings of the 7th IEEE\/ACM International Conference on Formal Methods and Models for Codesign","author":"M Vijayaraghavan","year":"2009","unstructured":"M. Vijayaraghavan, A. Arvind, Bounded dataflow networks and latency-insensitive circuits, in Proceedings of the 7th IEEE\/ACM International Conference on Formal Methods and Models for Codesign (IEEE, Piscataway, NJ, 2009), pp. 171\u2013180"}],"container-title":["Advanced Logic Synthesis"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67295-3_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T01:19:14Z","timestamp":1570324754000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-67295-3_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,16]]},"ISBN":["9783319672946","9783319672953"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67295-3_6","relation":{},"subject":[],"published":{"date-parts":[[2017,11,16]]}}}