{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:48:57Z","timestamp":1740098937881,"version":"3.37.3"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319675305"},{"type":"electronic","value":"9783319675312"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67531-2_16","type":"book-chapter","created":{"date-parts":[[2017,9,5]],"date-time":"2017-09-05T05:33:37Z","timestamp":1504589617000},"page":"259-276","source":"Crossref","is-referenced-by-count":4,"title":["Hierarchical Non-intrusive In-situ Requirements Monitoring for Embedded Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0877-9261","authenticated-orcid":false,"given":"Minjun","family":"Seo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5000-0848","authenticated-orcid":false,"given":"Roman","family":"Lysecky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,6]]},"reference":[{"key":"16_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1007\/3-540-48683-6_3","volume-title":"Computer Aided Verification","author":"R Alur","year":"1999","unstructured":"Alur, R.: Timed automata. In: Halbwachs, N., Peled, D. (eds.) CAV 1999. LNCS, vol. 1633, pp. 8\u201322. Springer, Heidelberg (1999). doi:\n10.1007\/3-540-48683-6_3"},{"issue":"2","key":"16_CR2","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/2442087.2442089","volume":"18","author":"R Backasch","year":"2013","unstructured":"Backasch, R., et al.: Runtime verification for multicore SoC with high-quality trace data. ACM Trans. Des. Autom. Electron. Syst. 18(2), 18 (2013)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"16_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1007\/978-3-642-21437-0_9","volume-title":"FM 2011: Formal Methods","author":"B Bonakdarpour","year":"2011","unstructured":"Bonakdarpour, B., Navabpour, S., Fischmeister, S.: Sampling-based runtime verification. In: Butler, M., Schulte, W. (eds.) FM 2011. LNCS, vol. 6664, pp. 88\u2013102. Springer, Heidelberg (2011). doi:\n10.1007\/978-3-642-21437-0_9"},{"key":"16_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1007\/978-3-540-27863-4_21","volume-title":"Integration of Software Specification Techniques for Applications in Engineering","author":"M Brill","year":"2004","unstructured":"Brill, M., Damm, W., Klose, J., Westphal, B., Wittke, H.: Live sequence charts. In: Ehrig, H., Damm, W., Desel, J., Gro\u00dfe-Rhode, M., Reif, W., Schnieder, E., Westk\u00e4mper, E. (eds.) Integration of Software Specification Techniques for Applications in Engineering. LNCS, vol. 3147, pp. 374\u2013399. Springer, Heidelberg (2004). doi:\n10.1007\/978-3-540-27863-4_21"},{"key":"16_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1007\/978-3-319-11164-3_5","volume-title":"Runtime Verification","author":"M Chai","year":"2014","unstructured":"Chai, M., Schlingloff, B.-H.: Monitoring systems with extended live sequence charts. In: Bonakdarpour, B., Smolka, S.A. (eds.) RV 2014. LNCS, vol. 8734, pp. 48\u201363. Springer, Cham (2014). doi:\n10.1007\/978-3-319-11164-3_5"},{"key":"16_CR6","unstructured":"David, A.: Hierarchical modeling and analysis of timed systems. IT Tech. Rep. Ser. 2003\u201350 (2003)"},{"issue":"17","key":"16_CR7","first-page":"1","volume":"2","author":"PJ Durand","year":"1999","unstructured":"Durand, P.J., et al.: An efficient algorithm for similarity analysis of molecules. Internet J. Chem. 2(17), 1\u201316 (1999)","journal-title":"Internet J. Chem."},{"key":"16_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"645","DOI":"10.1007\/3-540-46852-8_45","volume-title":"\u00abUML\u00bb\u201999 \u2014 The Unified Modeling Language","author":"T Firley","year":"1999","unstructured":"Firley, T., Huhn, M., Diethers, K., Gehrke, T., Goltz, U.: Timed sequence diagrams and tool-based analysis \u2014 a case study. In: France, R., Rumpe, B. (eds.) UML 1999. LNCS, vol. 1723, pp. 645\u2013660. Springer, Heidelberg (1999). doi:\n10.1007\/3-540-46852-8_45"},{"issue":"2","key":"16_CR9","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/1121788.1121800","volume":"2","author":"R Fryer","year":"2005","unstructured":"Fryer, R.: FPGA based CPU instrumentation for hard real-time embedded system testing. ACM SIGBED Rev. 2(2), 39\u201342 (2005)","journal-title":"ACM SIGBED Rev."},{"issue":"1","key":"16_CR10","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1147\/sj.411.0004","volume":"41","author":"B Hailpern","year":"2002","unstructured":"Hailpern, B., Santhanam, P.: Software debugging, testing, and verification. IBM Syst. J. 41(1), 4\u201312 (2002)","journal-title":"IBM Syst. J."},{"issue":"6","key":"16_CR11","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1109\/71.285605","volume":"5","author":"R Hofmann","year":"1994","unstructured":"Hofmann, R., et al.: Distributed performance monitoring: methods, tools, and applications. IEEE Trans. Parallel Distrib. Syst. 5(6), 585\u2013598 (1994)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"49","key":"16_CR12","first-page":"1","volume":"19","author":"M Jones","year":"1997","unstructured":"Jones, M.: What really happened on mars rover pathfinder. Risks Dig. 19(49), 1\u20132 (1997)","journal-title":"Risks Dig."},{"key":"16_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1007\/978-3-319-23820-3_7","volume-title":"Runtime Verification","author":"A Kane","year":"2015","unstructured":"Kane, A., Chowdhury, O., Datta, A., Koopman, P.: A case study on runtime monitoring of an Autonomous Research Vehicle (ARV) system. In: Bartocci, E., Majumdar, R. (eds.) RV 2015. LNCS, vol. 9333, pp. 102\u2013117. Springer, Cham (2015). doi:\n10.1007\/978-3-319-23820-3_7"},{"issue":"7","key":"16_CR14","first-page":"18","volume":"26","author":"NG Leveson","year":"1993","unstructured":"Leveson, N.G., Turner, C.S.: An investigation of the Therac-25 accidents. Computer (Long. Beach. Calif) 26(7), 18\u201341 (1993)","journal-title":"Computer (Long. Beach. Calif)"},{"key":"16_CR15","unstructured":"Lu, H.: The design and implementation of P2V, an architecture for zero-overhead online verification of software programs. Science (80), August 2007"},{"key":"16_CR16","unstructured":"Macaulay, K.: ATSB preliminary factual report, in-flight upset, Qantas Airbus A330, 154 Km West of Learmonth, WA, 7 October 2008. Australian Transport Safety Bureau Media Release, 14 November 2008 (1992)"},{"key":"16_CR17","unstructured":"Mijat, R.: Better trace for better software: introducing the new arm coresight system trace macrocell and trace memory controller. ARM, White Pap. (2010)"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Nassar, A., et al.: NUVA: architectural support for runtime verification of parametric specifications over multicores. In: 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2015, pp. 137\u2013146 (2015)","DOI":"10.1109\/CASES.2015.7324554"},{"key":"16_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/978-3-319-23820-3_10","volume-title":"Runtime Verification","author":"S Navabpour","year":"2015","unstructured":"Navabpour, S., Bonakdarpour, B., Fischmeister, S.: Time-triggered runtime verification of component-based multi-core systems. In: Bartocci, E., Majumdar, R. (eds.) RV 2015. LNCS, vol. 9333, pp. 153\u2013168. Springer, Cham (2015). doi:\n10.1007\/978-3-319-23820-3_10"},{"key":"16_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1007\/978-3-642-29860-8_23","volume-title":"Runtime Verification","author":"L Pike","year":"2012","unstructured":"Pike, L., Niller, S., Wegmann, N.: Runtime verification for ultra-critical systems. In: Khurshid, S., Sen, K. (eds.) RV 2011. LNCS, vol. 7186, pp. 310\u2013324. Springer, Heidelberg (2012). doi:\n10.1007\/978-3-642-29860-8_23"},{"key":"16_CR21","doi-asserted-by":"crossref","unstructured":"Pnueli, A.: The temporal logic of programs. In: 18th Annual Symposium on Foundations of Computer Science (SFCS 1977), pp. 46\u201357. IEEE (1977)","DOI":"10.1109\/SFCS.1977.32"},{"key":"16_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1007\/978-3-642-35632-2_13","volume-title":"Runtime Verification","author":"T Reinbacher","year":"2013","unstructured":"Reinbacher, T., F\u00fcgger, M., Brauer, J.: Real-time runtime verification on chip. In: Qadeer, S., Tasiran, S. (eds.) RV 2012. LNCS, vol. 7687, pp. 110\u2013125. Springer, Heidelberg (2013). doi:\n10.1007\/978-3-642-35632-2_13"},{"key":"16_CR23","volume-title":"The Unified Modeling Language Reference Manual","author":"J Rumbaugh","year":"2005","unstructured":"Rumbaugh, J., et al.: The Unified Modeling Language Reference Manual. Addison-Wesley, Boston (2005)"},{"key":"16_CR24","unstructured":"El Shobaki, M.: On-chip monitoring of single-and multiprocessor hardware real-time operating systems. In: Proceedings of the 8th International Conference on Real-Time Computing Systems and Applications (RTCSA) (2002)"},{"key":"16_CR25","unstructured":"Tool, A.V.: SignalTap II Embedded Logic Analyzer (2006)"},{"key":"16_CR26","unstructured":"Tool, X.V.: ChipScope Pro (2006)"},{"key":"16_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1007\/978-3-540-79707-4_7","volume-title":"Formal Methods for Industrial Critical Systems","author":"M Whalen","year":"2008","unstructured":"Whalen, M., Cofer, D., Miller, S., Krogh, B.H., Storm, W.: Integration of formal analysis into a model-based software development process. In: Leue, S., Merino, P. (eds.) FMICS 2007. LNCS, vol. 4916, pp. 68\u201384. Springer, Heidelberg (2008). doi:\n10.1007\/978-3-540-79707-4_7"},{"issue":"3","key":"16_CR28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R Wilhelm","year":"2008","unstructured":"Wilhelm, R., et al.: The worst-case execution-time problem-overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. 7(3), 1\u201353 (2008)","journal-title":"ACM Trans. Embed. Comput. Syst."}],"container-title":["Lecture Notes in Computer Science","Runtime Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67531-2_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,5]],"date-time":"2017-09-05T05:37:56Z","timestamp":1504589876000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-67531-2_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319675305","9783319675312"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67531-2_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}