{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T23:55:40Z","timestamp":1742946940882,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319675961"},{"type":"electronic","value":"9783319675978"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-67597-8_9","type":"book-chapter","created":{"date-parts":[[2017,9,6]],"date-time":"2017-09-06T22:38:16Z","timestamp":1504737496000},"page":"89-101","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Implementation of a Dense Optical Flow Algorithm Using Altera OpenCL SDK"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8368-8047","authenticated-orcid":false,"given":"Umut","family":"Ulutas","sequence":"first","affiliation":[]},{"given":"Mustafa","family":"Tosun","sequence":"additional","affiliation":[]},{"given":"Vecdi Emre","family":"Levent","sequence":"additional","affiliation":[]},{"given":"Duygu","family":"B\u00fcy\u00fckayd\u0131n","sequence":"additional","affiliation":[]},{"given":"Toygar","family":"Akg\u00fcn","sequence":"additional","affiliation":[]},{"given":"H. Fatih","family":"Ugurdag","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,7]]},"reference":[{"issue":"7","key":"9_CR1","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TC.2011.120","volume":"61","author":"K Pauwels","year":"2012","unstructured":"Pauwels, K., Tomasi, M., Diaz, J., Ros, E., Van Hulle, M.M.: A comparison of FPGA and GPU for real-time phase-based optical flow, stereo, and local image features. IEEE Trans. Comput. 61(7), 999\u20131012 (2012)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Bodily, J., Nelson, B., Wei, Z., Lee, D.-J., Chase, J.: A comparison study on implementing optical flow and digital communications on FPGAs and GPUs. ACM Trans. Reconfigurable Technol. Syst. 3(2), Article 6 (2010)","DOI":"10.1145\/1754386.1754387"},{"key":"9_CR3","doi-asserted-by":"publisher","first-page":"2747","DOI":"10.1109\/ACCESS.2017.2671881","volume":"5","author":"FB Muslim","year":"2017","unstructured":"Muslim, F.B., Ma, L., Roozmeh, M., Lavagno, L.: Efficient FPGA implementation of OpenCL high-performance computing applications via high-level synthesis. IEEE Access 5, 2747\u20132762 (2017)","journal-title":"IEEE Access"},{"key":"9_CR4","unstructured":"Hoffman, H.N.: Program acceleration in a heterogeneous computing environment using OpenCL, FPGA, and CPU. University of Rhode Island DigitalCommons@URI, Open Access Master\u2019s thesis (2017)"},{"key":"9_CR5","unstructured":"Lucas, B.D., Kanade, T.: An iterative image registration technique with an application to stereo vision. In: Proceedings of International Joint Conference on Artificial intelligence (IJCAI), San Francisco, CA, USA, vol. 2, pp. 674\u2013679 (1981)"},{"key":"9_CR6","unstructured":"Horn, B.K.P., Schunck, B.G.: Determining optical flow. Technical report, Massachusetts Institute of Technology, Cambridge, MA, USA (1980)"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"B\u00fcy\u00fckayd\u0131n, D., Akg\u00fcn, T.: GPU implementation of an anisotropic Huber-L1 dense optical flow algorithm using OpenCL. In: Proceedings of International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Samos, Greece, pp. 326\u2013331 (2015)","DOI":"10.1109\/SAMOS.2015.7363693"},{"key":"9_CR8","unstructured":"Shiralkar, M.: A self organization-based optical flow estimator with GPU implementation. All dissertations, p. 630 (2010)"},{"key":"9_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/978-3-642-03061-1_2","volume-title":"Statistical and Geometrical Approaches to Visual Motion Analysis","author":"A Wedel","year":"2009","unstructured":"Wedel, A., Pock, T., Zach, C., Bischof, H., Cremers, D.: An improved algorithm for TV-L\n          1 optical flow. In: Cremers, D., Rosenhahn, B., Yuille, A.L., Schmidt, F.R. (eds.) Statistical and Geometrical Approaches to Visual Motion Analysis. LNCS, vol. 5604, pp. 23\u201345. Springer, Heidelberg (2009). doi:10.1007\/978-3-642-03061-1_2"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Janik, I., Tang, Q., Khalid, M.: An overview of Altera SDK for OpenCL: a user perspective. In: Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), Halifax, NS, Canada, pp. 559\u2013564 (2015)","DOI":"10.1109\/CCECE.2015.7129336"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Zohouri, H.R., Maruyamay, N., Smith, A., Matsuda, M., Matsuoka, S.: Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs. In: Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis, Salt Lake City, UT, USA, pp. 409\u2013420 (2016)","DOI":"10.1109\/SC.2016.34"},{"key":"9_CR12","unstructured":"Middlebury Optical Flow webpage. http:\/\/vision.middlebury.edu\/flow\/. Accessed June 2017"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Hill, K., Craciun, S., George, A., Lam, H.: Comparative analysis of OpenCL vs. HDL with image-processing kernels on Stratix-V FPGA. In: Proceedings of IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP), Toronto, ON, Canada, pp. 189\u2013193 (2015)","DOI":"10.1109\/ASAP.2015.7245733"},{"key":"9_CR14","unstructured":"Altera SDK for OpenCL Programming Guide. https:\/\/www.altera.com\/ja_JP\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf. Accessed June 2017"},{"key":"9_CR15","unstructured":"NALLATECH OpenCL A10 BSP Reference Guide. http:\/\/www.nallatech.com\/store\/pcie-accelerator-cards\/nallatech-385a-arria10-1150-fpga. Accessed June 2017"},{"key":"9_CR16","unstructured":"Altera product selection guide. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/pt\/arria-10-product-table.pdf. Accessed June 2017"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"G\u00fczel, A.E., Levent, V.E., Tosun, M., \u00d6zkan, M.A., Akg\u00fcn, T., B\u00fcy\u00fckayd\u0131n, D., Erbas, C., Ugurdag, H.F.: Using high-level synthesis for rapid design of video processing pipes. In: Proceedings of East-West Design & Test Symposium (EWDTS), Yerevan, Armenia (2016)","DOI":"10.1109\/EWDTS.2016.7807644"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"\u00d6zkan, M.A., Reiche, O., Hannig, F., Teich, J.: FPGA-based accelerator design from a domain-specific language. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), Lausanne, Switzerland (2016)","DOI":"10.1109\/FPL.2016.7577357"},{"key":"9_CR19","unstructured":"Artemis JU Project, ALMARVI: Algorithms, Design Methods, and Many-Core Execution Platform for Low-Power Massive Data-Rate Video and Image Processing, GA 621439. http:\/\/www.almarvi.eu"}],"container-title":["Communications in Computer and Information Science","ICT Innovations 2017"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-67597-8_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T18:01:53Z","timestamp":1710352913000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-67597-8_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319675961","9783319675978"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-67597-8_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"7 September 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICT Innovations","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on ICT Innovations","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Skopje","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Macedonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 September 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ictinnovations2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ictinnovations.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}