{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:49:26Z","timestamp":1740098966983,"version":"3.37.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319698342"},{"type":"electronic","value":"9783319698359"}],"license":[{"start":{"date-parts":[[2017,11,3]],"date-time":"2017-11-03T00:00:00Z","timestamp":1509667200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-69835-9_63","type":"book-chapter","created":{"date-parts":[[2017,11,2]],"date-time":"2017-11-02T03:37:35Z","timestamp":1509593855000},"page":"673-682","source":"Crossref","is-referenced-by-count":1,"title":["NoC-Based Thread Synchronization in a Custom Manycore System"],"prefix":"10.1007","author":[{"given":"Alessandro","family":"Cilardo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirko","family":"Gagliardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniele","family":"Passaretti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,11,3]]},"reference":[{"key":"63_CR1","unstructured":"Paranjape, K., Hebert, S., Masson, B.: Heterogeneous computing in the cloud: crunching big data and democratizing HPC access for the life sciences. Intel Corporation, Technical report (2010)"},{"key":"63_CR2","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Mazzeo, A., Vespoli, A.: Network traffic analysis using android on a hybrid computing architecture. In: International Conference on Algorithms and Architectures for Parallel Processing, pp. 141\u2013148. Springer (2013)","DOI":"10.1007\/978-3-319-03889-6_16"},{"issue":"1","key":"63_CR3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM Comput. Surv. 38(1), 1 (2006)","journal-title":"ACM Comput. Surv."},{"key":"63_CR4","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Fusella, E., Gallo, L., Mazzeo, A.: Automated synthesis of FPGA-based heterogeneous interconnect topologies. In: International Conference on, Field Programmable Logic and Applications (FPL) (2013)","DOI":"10.1109\/FPL.2013.6645494"},{"key":"63_CR5","doi-asserted-by":"crossref","first-page":"842","DOI":"10.1016\/j.compeleceng.2016.08.006","volume":"56","author":"F Amato","year":"2016","unstructured":"Amato, F., Moscato, F.: Pattern-based orchestration and automatic verification of composite cloud services. Comput. Electr. Eng. 56, 842\u2013853 (2016)","journal-title":"Comput. Electr. Eng."},{"issue":"3","key":"63_CR6","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MCAS.2016.2583670","volume":"16","author":"E Fusella","year":"2016","unstructured":"Fusella, E., Cilardo, A.: Lighting up on-chip communications with photonics: design tradeoffs for optical NoC architectures. IEEE Circ. Syst. Manag. 16(3), 4\u201314 (2016)","journal-title":"IEEE Circ. Syst. Manag."},{"key":"63_CR7","volume-title":"A Survey of Barrier Algorithms for Coarse Grained Supercomputers. Chemnitzer Informatik Berichte","author":"T Hoefler","year":"2004","unstructured":"Hoefler, T., Mehlan, T., Mietke, F., Rehm, W.: A Survey of Barrier Algorithms for Coarse Grained Supercomputers. Chemnitzer Informatik Berichte. Technische Universit\u00e4t Chemnitz, Chemnitz (2004)"},{"issue":"1","key":"63_CR8","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TVLSI.2016.2581486","volume":"25","author":"E Fusella","year":"2017","unstructured":"Fusella, E., Cilardo, A.: H2ONoC: a hybrid optical electronic NoC based on hybrid topology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(1), 330\u2013343 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"63_CR9","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Battista, E., Mazzocca, N., Venkatesan, S.: A hardware accelerator for data classification within the sensing infrastructure. In: International Conference on Information Reuse and Integration (IRI), pp. 400\u2013405. IEEE (2014)","DOI":"10.1109\/IRI.2014.7051917"},{"key":"63_CR10","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1016\/j.future.2016.06.035","volume":"67","author":"F Amato","year":"2017","unstructured":"Amato, F., Moscato, F.: Exploiting cloud and workflow patterns for the analysis of composite cloud services. Future Gener. Comput. Syst. 67, 255\u2013265 (2017)","journal-title":"Future Gener. Comput. Syst."},{"issue":"5","key":"63_CR11","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., et al.: On-chip interconnect architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007)","journal-title":"IEEE Micro"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"Vangal, S., et al.: An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. In: IEEE International Conference on Solid-State Circuits (ISSCC). IEEE (2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"63_CR13","unstructured":"Olofsson, A.: Epiphany-V: a 1024 processor 64-bit RISC system-on-chip. arXiv preprint arXiv:1610.01832 (2016)"},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Fusella, E., Gallo, L., Mazzeo, A.: Joint communication scheduling and interconnect synthesis for FPGA-based manycore systems. In: Design, Automation and Test in Europe Conference and Exhibition (DATE) (2014)","DOI":"10.7873\/DATE.2014.352"},{"key":"63_CR15","doi-asserted-by":"crossref","unstructured":"Villa, O., Palermo, G., Silvano, C.: Efficiency and scalability of barrier synchronization on NoC based manycore architectures. In: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 81\u201390 (2008)","DOI":"10.1145\/1450095.1450110"},{"issue":"3","key":"63_CR16","first-page":"57","volume":"14","author":"A Cilardo","year":"2015","unstructured":"Cilardo, A., Fusella, E., Gallo, L., Mazzeo, A.: Exploiting concurrency for the automated synthesis of MPSoC interconnects. ACM Trans. Embed. Comput. Syst. (TECS) 14(3), 57 (2015)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"2","key":"63_CR17","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1145\/1273440.1250668","volume":"35","author":"W Zhu","year":"2007","unstructured":"Zhu, W., et al.: Synchronization state buffer: supporting efficient fine-grain synchronization on manycore architectures. ACM SIGARCH Comput. Archit. News 35(2), 35\u201345 (2007)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"63_CR18","doi-asserted-by":"crossref","unstructured":"Tseng, Y.-L., Huang, K.-H., Lai, B.-C.C.: Scalable mutli-layer barrier synchronization on NoC. In: International Symposium on VLSI Design, Automation and Test (VLSI-DAT). IEEE (2016)","DOI":"10.1109\/VLSI-DAT.2016.7482560"},{"key":"63_CR19","volume-title":"Parallel Computer Architecture, A Hardware\/Software Approch","author":"D Culler","year":"1998","unstructured":"Culler, D., Singh, J.P., Gupta, A.: Parallel Computer Architecture, A Hardware\/Software Approch. Morgan Kaufmann, San Francisco (1998)"},{"key":"63_CR20","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1016\/j.vlsi.2015.07.017","volume":"52","author":"A Cilardo","year":"2016","unstructured":"Cilardo, A., Fusella, E.: Design automation for application-specific on-chip interconnects: a survey. Integr. VLSI J. 52, 102\u2013121 (2016)","journal-title":"Integr. VLSI J."},{"issue":"8","key":"63_CR21","doi-asserted-by":"crossref","first-page":"1453","DOI":"10.1109\/TPDS.2011.304","volume":"23","author":"JL Abell\u00e1n","year":"2012","unstructured":"Abell\u00e1n, J.L., Fern\u00e1ndez, J., Acacio, M.E.: Efficient hardware barrier synchronization in manycore CMPs. IEEE Trans. Parallel Distrib. Syst. 23(8), 1453\u20131466 (2012)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"10","key":"63_CR22","doi-asserted-by":"crossref","first-page":"1049","DOI":"10.1109\/TVLSI.2006.884147","volume":"14","author":"M Monchiero","year":"2006","unstructured":"Monchiero, M., Palermo, G., Silvano, C., Villa, O.: Efficient synchronization for embedded on-chip multiprocessors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(10), 1049\u20131062 (2006)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Lecture Notes on Data Engineering and Communications Technologies","Advances on P2P, Parallel, Grid, Cloud and Internet Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-69835-9_63","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T09:22:30Z","timestamp":1570267350000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-69835-9_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11,3]]},"ISBN":["9783319698342","9783319698359"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-69835-9_63","relation":{},"ISSN":["2367-4512","2367-4520"],"issn-type":[{"type":"print","value":"2367-4512"},{"type":"electronic","value":"2367-4520"}],"subject":[],"published":{"date-parts":[[2017,11,3]]}}}