{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:49:19Z","timestamp":1781837359351,"version":"3.54.5"},"publisher-location":"Cham","reference-count":6,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319703886","type":"print"},{"value":"9783319703893","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-70389-3_15","type":"book-chapter","created":{"date-parts":[[2017,11,11]],"date-time":"2017-11-11T09:42:30Z","timestamp":1510393350000},"page":"217-220","source":"Crossref","is-referenced-by-count":8,"title":["MicroTESK: Specification-Based Tool for Constructing Test Program Generators"],"prefix":"10.1007","author":[{"given":"Mikhail","family":"Chupilko","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Kamkin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Artem","family":"Kotsynyak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrei","family":"Tatarnikov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,11,12]]},"reference":[{"issue":"2","key":"15_CR1","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification. Design & Test of Computers 21(2), 84\u201393 (2004)","journal-title":"Design & Test of Computers"},{"key":"15_CR2","unstructured":"RAVEN Test Program Generator. \nhttp:\/\/www.slideshare.net\/DVClub\/introducing-obsidian-software-andravengcs-for-powerpc"},{"key":"15_CR3","unstructured":"MicroTESK Page. \nhttp:\/\/forge.ispras.ru\/projects\/microtesk"},{"key":"15_CR4","unstructured":"Freericks, M.: The nML Machine Description Formalism. Technical Report TR SM-IMP\/DIST\/08, TU Berlin CS Department (1993)"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Tatarnikov, A.: Language for describing templates for test program generation for microprocessors. In: Proceedings of ISP RAS, vol. 28, no. 4, pp. 81\u2013102 (2016)","DOI":"10.15514\/ISPRAS-2016-28(4)-5"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Chupilko, M., Kamkin, A., Kotsynyak, A., Protsenko, A., Smolov, S., Tatarnikov, A.: Specification-based test program generation for ARM VMSAv8-64 memory management units. In: Workshop on Microprocessor Test and Verification, pp. 1\u20136 (2015)","DOI":"10.1109\/MTV.2015.13"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-70389-3_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,11]],"date-time":"2017-11-11T09:49:19Z","timestamp":1510393759000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-70389-3_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319703886","9783319703893"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-70389-3_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}