{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T04:12:15Z","timestamp":1751429535987,"version":"3.41.0"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319751771"},{"type":"electronic","value":"9783319751788"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-75178-8_49","type":"book-chapter","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T07:12:27Z","timestamp":1517987547000},"page":"610-622","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Delivering Fairness on Asymmetric Multicore Systems via Contention-Aware Scheduling"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8978-1389","authenticated-orcid":false,"given":"Adrian","family":"Garcia-Garcia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1343-7108","authenticated-orcid":false,"given":"Juan Carlos","family":"Saez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0687-3737","authenticated-orcid":false,"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,8]]},"reference":[{"key":"49_CR1","doi-asserted-by":"crossref","unstructured":"Annamalai, A., et al.: An opportunistic prediction-based thread scheduling to maximize throughput\/watt in AMPS. In: Proceedings of PACT 2013, pp. 63\u201372 (2013)","DOI":"10.1109\/PACT.2013.6618797"},{"key":"49_CR2","unstructured":"ARM: Juno ARM development platform. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.subset.boards.juno\/index.html (2014)"},{"key":"49_CR3","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of CF 2006, pp. 29\u201340 (2006)","DOI":"10.1145\/1128022.1128029"},{"key":"49_CR4","doi-asserted-by":"crossref","unstructured":"Chitlur, N., et al.: QuickIA: exploring heterogeneous architectures on real prototypes. In: Proceedings of HPCA 2012, pp. 1\u20138 (2012)","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"49_CR5","doi-asserted-by":"crossref","unstructured":"Ebrahimi, E., et al.: Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In: Proceedings of ASPLOS 2010, pp. 335\u2013346 (2010)","DOI":"10.1145\/1735971.1736058"},{"key":"49_CR6","doi-asserted-by":"crossref","unstructured":"Joao, J.A., et al.: Utility-based acceleration of multithreaded applications on asymmetric CMPs. In: Proceedings of ISCA, vol. 13, pp. 154\u2013165 (2013)","DOI":"10.1145\/2508148.2485936"},{"key":"49_CR7","doi-asserted-by":"crossref","unstructured":"Koufaty, D., et al.: Bias scheduling in heterogeneous multi-core architectures. In: Proceedings of EuroSys 2010, pp. 125\u2013138 (2010)","DOI":"10.1145\/1755913.1755928"},{"key":"49_CR8","doi-asserted-by":"crossref","unstructured":"Kumar, R., et al.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of ISCA 2004, pp. 64\u201375 (2004)","DOI":"10.1145\/1028176.1006707"},{"key":"49_CR9","doi-asserted-by":"crossref","unstructured":"Li, T., et al.: Operating system support for overlapping-ISA heterogeneous multi-core architectures. In: Proceedings of HPCA 2010, pp. 1\u201312 (2010)","DOI":"10.1109\/HPCA.2010.5416660"},{"key":"49_CR10","doi-asserted-by":"crossref","unstructured":"Mittal, S.: A survey of techniques for architecting and managing asymmetric multicore processors. ACM Comput. Surv. 48(3), 45:1\u201345:38 (2016)","DOI":"10.1145\/2856125"},{"key":"49_CR11","unstructured":"Saez, J.C., et al.: On the interplay between throughput, fairness and energy efficiency on asymmetric multicore processors. Comput. J. (to appear)"},{"key":"49_CR12","doi-asserted-by":"crossref","unstructured":"Saez, J.C., et al.: A comprehensive scheduler for asymmetric multicore systems. In: Proceedings of EuroSys 2010, pp. 139\u2013152 (2010)","DOI":"10.1145\/1755913.1755929"},{"key":"49_CR13","doi-asserted-by":"crossref","unstructured":"Saez, J.C., et al.: Operating system support for mitigating software scalability bottlenecks on AMPs. In: Proceedings of the CF 2010, pp. 31\u201340 (2010)","DOI":"10.1145\/1787275.1787281"},{"key":"49_CR14","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1016\/j.jpdc.2016.12.011","volume":"102","author":"JC Saez","year":"2017","unstructured":"Saez, J.C., et al.: Towards completely fair scheduling on asymmetric single-ISA multicore processors. J. Parallel Distrib. Comput. 102, 115\u2013131 (2017)","journal-title":"J. Parallel Distrib. Comput."},{"key":"49_CR15","unstructured":"Samsung: benefits of the big.LITTLE architecture. http:\/\/www.samsung.com\/semiconductor\/minisite\/Exynos\/data\/benefits.pdf. Accessed 10 Jan 2015"},{"key":"49_CR16","doi-asserted-by":"crossref","unstructured":"Van Craeynest, K., et al.: Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In: Proceedings of PACT 2013, pp. 177\u2013187 (2013)","DOI":"10.1109\/PACT.2013.6618808"},{"key":"49_CR17","doi-asserted-by":"crossref","unstructured":"Xu, D., et al.: On mitigating memory bandwidth contention through bandwidth-aware scheduling. In: Proceedings of PACT 2010, pp. 237\u2013248 (2010)","DOI":"10.1145\/1854273.1854306"},{"key":"49_CR18","doi-asserted-by":"crossref","unstructured":"Xu, D., et al.: Providing fairness on shared-memory multiprocessors via process scheduling. In: Proceedings of SIGMETRICS 2012, pp. 295\u2013306 (2012)","DOI":"10.1145\/2318857.2254792"},{"key":"49_CR19","doi-asserted-by":"crossref","unstructured":"Yun, H., et al.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Proceedings of RTAS 2014, pp. 155\u2013166. IEEE (2014)","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"49_CR20","doi-asserted-by":"crossref","unstructured":"Zhuravlev, S., et al.: Survey of scheduling techniques for addressing shared resources in multicore processors. ACM Comput. Surv. 45(1), 4:1\u20134:28 (2012)","DOI":"10.1145\/2379776.2379780"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2017: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-75178-8_49","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:09:25Z","timestamp":1751371765000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-75178-8_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319751771","9783319751788"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-75178-8_49","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"8 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santiago de Compostela","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 August 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/europar2017.usc.es","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}