{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T15:23:08Z","timestamp":1765380188895},"publisher-location":"Cham","reference-count":56,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319763743"},{"type":"electronic","value":"9783319763750"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-76375-0_34","type":"book-chapter","created":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T22:03:43Z","timestamp":1573596223000},"page":"973-1004","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Modeling Memristor\u2013Based Circuit Networks on Crossbar Architectures"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Vourkas","sequence":"first","affiliation":[]},{"given":"Georgios Ch.","family":"Sirakoulis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,8]]},"reference":[{"key":"34_CR1","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"LO Chua","year":"1971","unstructured":"Chua, L.O.: Memristor - The missing circuit element. IEEE Trans. Circ. Theor. 18, 507\u2013519 (1971)","journal-title":"IEEE Trans. Circ. Theor."},{"issue":"2","key":"34_CR2","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MSPEC.2008.4687366","volume":"45","author":"R Williams","year":"2008","unstructured":"Williams, R.: How we found the missing memristor. IEEE Spectr. 45(2), 28\u201335 (2008)","journal-title":"IEEE Spectr."},{"key":"34_CR3","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"DB Strukov","year":"2008","unstructured":"Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453, 80\u201383 (2008)","journal-title":"Nature"},{"key":"34_CR4","doi-asserted-by":"publisher","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","volume":"280","author":"JR Heath","year":"1998","unstructured":"Heath, J.R., Kuekes, P.J., Snider, G.S., Williams, R.S.: A defect-tolerant computer architecture: opportunities for nanotechnology. Science 280, 1716\u20131721 (1998)","journal-title":"Science"},{"key":"34_CR5","doi-asserted-by":"publisher","first-page":"881","DOI":"10.1088\/0957-4484\/15\/8\/003","volume":"15","author":"GS Snider","year":"2004","unstructured":"Snider, G.S., Kuekes, P.J., Williams, R.S.: CMOS-like logic in defective, nanoscale crossbars. Nanotechnology 15, 881\u2013891 (2004)","journal-title":"Nanotechnology"},{"key":"34_CR6","doi-asserted-by":"publisher","first-page":"035204","DOI":"10.1088\/0957-4484\/18\/3\/035204","volume":"18","author":"GS Snider","year":"2007","unstructured":"Snider, G.S., Williams, R.S.: Nano\/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnology 18, 035204 (2007)","journal-title":"Nanotechnology"},{"key":"34_CR7","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1088\/0957-4484\/16\/6\/045","volume":"16","author":"DB Strukov","year":"2005","unstructured":"Strukov, D.B., Likharev, K.K.: CMOL FPGA: a recongurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16, 888\u2013900 (2005)","journal-title":"Nanotechnology"},{"key":"34_CR8","doi-asserted-by":"publisher","first-page":"3754","DOI":"10.1002\/adma.200900822","volume":"21","author":"JJ Yang","year":"2009","unstructured":"Yang, J.J., Borghetti, J., Murphy, D., Stewart, D.R., Williams, R.S.: A family of electronically reconfigurable nanodevices. Adv. Mater. 21, 3754\u20133758 (2009)","journal-title":"Adv. Mater."},{"key":"34_CR9","unstructured":"Schiff, L.I.: Quantum mechanics. In: International Series in Pure Applied Physics, 3rd edn, McGraw-Hill, 100\u2013104 (1968)"},{"issue":"6","key":"34_CR10","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/TNANO.2012.2217153","volume":"11","author":"I. Vourkas","year":"2012","unstructured":"Vourkas, I., Sirakoulis, G.C.: A novel design and modeling paradigm for memristor-based crossbar circuits. IEEE Trans. Nanotechnol. 11(6), 1151\u20131159 (2012)","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"34_CR11","unstructured":"Easy Java Simulations: \nhttp:\/\/fem.um.es\/Ejs\/\n\n, Cited 15 June 2013"},{"key":"34_CR12","doi-asserted-by":"publisher","first-page":"1940","DOI":"10.1109\/JPROC.2003.818327","volume":"91","author":"MR Stan","year":"2003","unstructured":"Stan, M.R., Franzon, P.D., Goldstein, S.C., Lach, J.C., Ziegler, M.M.: Molecular electronics: from devices and interconnect to circuits and architecture. Proc. IEEE 91, 1940\u20131957 (2003)","journal-title":"Proc. IEEE"},{"key":"34_CR13","unstructured":"SIA\/Sematech: International Technology Roadmap for Semiconductors (ITRS). (2000) \nhttp:\/\/www.itrs.net\n\n Cited 15 June 2013"},{"issue":"1","key":"34_CR14","doi-asserted-by":"publisher","first-page":"496","DOI":"10.1021\/nl803669s","volume":"9","author":"SH Jo","year":"2009","unstructured":"Jo, S.H., Kim, K.-H., Lu, W.: Programmable resistance switching in nanoscale two-terminal devices. Nano Lett. 9(1), 496\u2013500 (2009)","journal-title":"Nano Lett."},{"key":"34_CR15","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1021\/nl203687n","volume":"12","author":"K-H Kim","year":"2012","unstructured":"Kim, K.-H., et al.: A functional hybrid memristor crossbar-array\/CMOS system for data storage and neuromorphic applications. Nano Lett. 12, 389\u2013395 (2012)","journal-title":"Nano Lett."},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Lu, W., Kim, K.-H., Chang, T., Gaba, S.: Two-terminal resistive switches (Memristors) for memory and logic applications. In: 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), pp. 217\u2013223 (2011)","DOI":"10.1109\/ASPDAC.2011.5722187"},{"key":"34_CR17","unstructured":"Rahaman, S.Z., et al.: Excellent resistive switching memory: Influence of GeOx in WOx mixture. In: VLSI Technology International Symposium of System and Applications (VLSI-TSA 2012), pp. 1\u20132 (2012)"},{"issue":"6","key":"34_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LED.2012.2198389","volume":"33","author":"S Mondal","year":"2012","unstructured":"Mondal, S., Her, J.-L., Chen, F.-H., Shih, S.-J., Pan, T.-M.: Improved resistance switching characteristics in Ti-Doped Yb2O3 for resistive nonvolatile memory devices. IEEE Electron Dev. Lett. 33(6), 1\u20133 (2012)","journal-title":"IEEE Electron Dev. Lett."},{"issue":"8","key":"34_CR19","doi-asserted-by":"publisher","first-page":"2729","DOI":"10.1109\/TED.2011.2147791","volume":"58","author":"S Yu","year":"2011","unstructured":"Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D., Philip Wong, H.-S.: An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation. IEEE Trans. Electron Dev. 58(8), 2729\u20132737 (2011)","journal-title":"IEEE Trans. Electron Dev."},{"issue":"10","key":"34_CR20","doi-asserted-by":"publisher","first-page":"3566","DOI":"10.1109\/TED.2011.2162518","volume":"58","author":"H-D Kim","year":"2011","unstructured":"Kim, H.-D., An, H.-M., Lee, E.B., Kim, T.G.: Stable bipolar resistive switching characteristics and resistive switching mechanisms observed in Aluminum Nitride-based ReRAM devices. IEEE Trans. Electron Dev. 58(10), 3566\u20133573 (2011)","journal-title":"IEEE Trans. Electron Dev."},{"issue":"6","key":"34_CR21","doi-asserted-by":"publisher","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","volume":"100","author":"H-SP Wong","year":"2012","unstructured":"Wong, H.-S.P., et al.: Metal-oxide RRAM. Proc. IEEE 100(6), 1951\u20131970 (2012)","journal-title":"Proc. IEEE"},{"issue":"6","key":"34_CR22","doi-asserted-by":"publisher","first-page":"1454","DOI":"10.1109\/TNANO.2011.2166805","volume":"10","author":"IE Ebong","year":"2011","unstructured":"Ebong, I.E., Mazumder, P.: Self-controlled writing and erasing in a memristor crossbar memory. IEEE Trans. Nanotechnol. 10(6), 1454\u20131462 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"8","key":"34_CR23","doi-asserted-by":"publisher","first-page":"1407","DOI":"10.1109\/TVLSI.2010.2049867","volume":"19","author":"Kamran Eshraghian","year":"2011","unstructured":"Eshraghian, K., et al.: Memristor MOS content addressable memory (MCAM): hybrid architecture for future high performance search engines. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(8), 1407\u20131416 (2011)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"48","key":"34_CR24","doi-asserted-by":"publisher","first-page":"20155","DOI":"10.1073\/pnas.0906949106","volume":"106","author":"DB Strukov","year":"2009","unstructured":"Strukov, D.B., Williams, R.S.: Four-dimensional address topology for circuits with stacked multilayer crossbar arrays. Proc. Nat. Academy Sci. 106(48), 20155\u201320158 (2009)","journal-title":"Proc. Nat. Academy Sci."},{"issue":"1","key":"34_CR25","doi-asserted-by":"publisher","first-page":"206","DOI":"10.1109\/TVLSI.2015.2388587","volume":"24","author":"Ioannis Vourkas","year":"2016","unstructured":"Vourkas, I., Stathis, D., Sirakoulis, G.C., Hamdioui, S.: Alternative architectures towards reliable memristive crossbar memories. IEEE Trans. VLSI Syst. 24(1), 206\u2013217 (2016)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3","key":"34_CR26","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TNANO.2017.2691713","volume":"16","author":"Georgios Papandroulidakis","year":"2017","unstructured":"Papandroulidakis, G., Vourkas, I., Abusleme, A., Sirakoulis, G.C., Rubio, A.: Crossbar-based memristive logic-in-memory architecture. IEEE Trans. Nanotechnol. 16(3), 491\u2013501 (2017)","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"34_CR27","unstructured":"Williams, R.S.: Finding the missing memristor. Keynote talk at UC San Diego CNS Winter 2010 Research Review. \nhttp:\/\/cns.ucsd.edu\/files_2010\/january_2010\/agenda2010winterreivew.pdf\n\n, Cited 15 June 2013"},{"key":"34_CR28","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1088\/0143-0807\/30\/4\/001","volume":"30","author":"YN Joklekar","year":"2009","unstructured":"Joklekar, Y.N., Wolf, S.J.: The elusive memristor: properties of basic electrical circuits. Eur. J. Phys. 30, 661\u2013675 (2009)","journal-title":"Eur. J. Phys."},{"issue":"9","key":"34_CR29","doi-asserted-by":"publisher","first-page":"1058","DOI":"10.1002\/smll.200801323","volume":"5","author":"DB Strukov","year":"2009","unstructured":"Strukov, D.B., Borghetti, J.L., Williams, R.S.: Coupled ionic and electronic transport model of thin-lm semiconductor memristive behavior. Small 5(9), 1058\u20131063 (2009)","journal-title":"Small"},{"key":"34_CR30","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1007\/s00339-008-4975-3","volume":"94","author":"DB Strukov","year":"2009","unstructured":"Strukov, D.B., Williams, R.S.: Exponential ionic drift: fast switching and low volatility of thin-film memristors. Appl. Phys. A Mater. Sci. Process 94, 515\u2013519 (2009)","journal-title":"Appl. Phys. A Mater. Sci. Process"},{"issue":"10","key":"34_CR31","doi-asserted-by":"publisher","first-page":"1717","DOI":"10.1109\/JPROC.2009.2021077","volume":"97","author":"M Ventra Di","year":"2009","unstructured":"Di Ventra, M., Pershin, YuV, Chua, L.O.: Circuit elements with memory: memristors, memcapacitors and meminductors. Proc. IEEE 97(10), 1717\u20131724 (2009)","journal-title":"Proc. IEEE"},{"key":"34_CR32","doi-asserted-by":"publisher","first-page":"209","DOI":"10.1109\/PROC.1976.10092","volume":"64","author":"LO Chua","year":"1976","unstructured":"Chua, L.O., Kang, S.M.: Memristive devices and systems. Proc. IEEE 64, 209\u2013223 (1976)","journal-title":"Proc. IEEE"},{"issue":"8","key":"34_CR33","doi-asserted-by":"publisher","first-page":"1857","DOI":"10.1109\/TCSI.2009.2038539","volume":"57","author":"YV Pershin","year":"2010","unstructured":"Pershin, Y.V., Di Ventra, M.: Practical approach to programmable analog circuits with memristors. IEEE Trans. Circuits Syst. I, Reg. Papers 57(8), 1857\u20131864 (2010)","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"},{"issue":"2","key":"34_CR34","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1109\/TNANO.2009.2038610","volume":"10","author":"S Shin","year":"2011","unstructured":"Shin, S., Kim, K., Kang, S.: Memristor applications for programmable analog ICs. IEEE Trans. Nanotechnol. 10(2), 266\u2013274 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"34_CR35","doi-asserted-by":"publisher","first-page":"991","DOI":"10.1007\/s00339-011-6331-2","volume":"102","author":"L Liu","year":"2011","unstructured":"Liu, L., et al.: Engineering oxide resistive switching materials for memristive device application. Appl. Phys. A: Materials Sci. Process. 102(4), 991\u2013996 (2011)","journal-title":"Appl. Phys. A: Materials Sci. Process."},{"key":"34_CR36","doi-asserted-by":"publisher","first-page":"232112","DOI":"10.1063\/1.2945278","volume":"92","author":"N Xu","year":"2008","unstructured":"Xu, N., et al.: Characteristics and mechanism of conduction\/set process in TiN\/ZnO\/Pt resistance switching random-access memories. Appl. Phys. Lett. 92, 232112 (2008)","journal-title":"Appl. Phys. Lett."},{"issue":"5","key":"34_CR37","doi-asserted-by":"publisher","first-page":"553","DOI":"10.1002\/cta.1957","volume":"43","author":"Ioannis Vourkas","year":"2013","unstructured":"Vourkas, I., Batsos, A., Sirakoulis, G.C.: SPICE modeling of nonlinear memristive behavior. Int. J. Circ. Theor. Appl. 43(5), 553\u2013565 (2015)","journal-title":"International Journal of Circuit Theory and Applications"},{"key":"34_CR38","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2003.820804","volume":"2","author":"MM Ziegler","year":"2003","unstructured":"Ziegler, M.M., Stan, M.R.: CMOS\/nano co-design for crossbar-based molecular electronic systems. IEEE Trans. Nanotechnol. 2, 217\u201330 (2003)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"34_CR39","doi-asserted-by":"publisher","first-page":"240","DOI":"10.1038\/nature09749","volume":"470","author":"H Yan","year":"2011","unstructured":"Yan, H., et al.: Programmable nanowire circuits for nanoprocessors. Nature Lett. 470, 240\u2013244 (2011)","journal-title":"Nature Lett."},{"key":"34_CR40","doi-asserted-by":"publisher","first-page":"3640","DOI":"10.1021\/nl901874j","volume":"9","author":"QF Xia","year":"2009","unstructured":"Xia, Q.F., et al.: Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640\u20133645 (2009)","journal-title":"Nano Lett."},{"issue":"6","key":"34_CR41","doi-asserted-by":"publisher","first-page":"1699","DOI":"10.1073\/pnas.0806642106","volume":"106","author":"J Borghetti","year":"2009","unstructured":"Borghetti, J., et al.: A hybrid nanomemristor\/transistor logic circuit capable of self-programming. PNAS 106(6), 1699\u20131703 (2009)","journal-title":"PNAS"},{"issue":"40","key":"34_CR42","doi-asserted-by":"publisher","first-page":"6306","DOI":"10.1002\/adfm.201500825","volume":"25","author":"Stephan Menzel","year":"2015","unstructured":"Menzel, S., B\u00f6ttger, U., Wimmer, M., Salinga, M.: Physics of the switching kinetics in resistive memories. Adv. Funct. Mater. 25, 6306\u20136325 (2015)","journal-title":"Advanced Functional Materials"},{"key":"34_CR43","doi-asserted-by":"crossref","unstructured":"Sassine, G., et al.: Interfacial versus filamentary resistive switching in TiO$$_2$$ and HfO$$_2$$ devices. J. Vac. Sci. Technol. B34(012202) (2016)","DOI":"10.1116\/1.4940129"},{"key":"34_CR44","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.mejo.2016.11.006","volume":"59","author":"Kristy A. Campbell","year":"2017","unstructured":"Campbell, K.: Self-directed channel memristor for high temperature operation. Microelectron. J. 1(1), 10\u201314 (2017)","journal-title":"Microelectronics Journal"},{"key":"34_CR45","doi-asserted-by":"publisher","first-page":"074508","DOI":"10.1063\/1.3236506","volume":"106","author":"MD Pickett","year":"2009","unstructured":"Pickett, M.D., et al.: Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106, 074508 (2009)","journal-title":"J. Appl. Phys."},{"key":"34_CR46","unstructured":"Villena, M., Rold\u00e1n, J., Jim\u00e9nez-Molinos, F., Miranda, E., Su\u00f1\u00e9, J., Lanza, M.: SIM2RRAM: a physical model for RRAM devices simulation. J. Comput. Electron. 16(4), 1095\u20131120 (2017)"},{"key":"34_CR47","doi-asserted-by":"publisher","first-page":"5","DOI":"10.4028\/www.scientific.net\/JNanoR.27.5","volume":"27","author":"Ioannis Vourkas","year":"2014","unstructured":"Vourkas, I., Sirakoulis, G.C.: Study of memristive elements networks. J. Nano Res. 27, 5\u201314 (2014)","journal-title":"Journal of Nano Research"},{"issue":"5","key":"34_CR48","doi-asserted-by":"publisher","first-page":"403","DOI":"10.1038\/nmat2748","volume":"9","author":"E Linn","year":"2010","unstructured":"Linn, E., Rosezin, R., Kugeler, C., Waser, R.: Complementary resistive switches for passive nancrossbar memories. Nat. Mater. 9(5), 403\u2013406 (2010)","journal-title":"Nat. Mater."},{"issue":"3","key":"34_CR49","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1109\/LED.2011.2179913","volume":"33","author":"T Liu","year":"2012","unstructured":"Liu, T., Kang, Y., Verma, M., Orlowski, M.K.: Witching characteristics of antiparallel resistive switches. IEEE Trans. Electr. Device Lett. 33(3), 429\u2013431 (2012)","journal-title":"IEEE Trans. Electr. Device Lett."},{"issue":"1","key":"34_CR50","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1016\/j.mejo.2013.10.001","volume":"45","author":"Ioannis Vourkas","year":"2014","unstructured":"Vourkas, I., Sirakoulis, G.C.: Memristor-based combinational circuits: a design methodology for encoders\/decoders. Microelectr. J. 45(1), 59\u201370 (2014)","journal-title":"Microelectronics Journal"},{"issue":"3","key":"34_CR51","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MCAS.2016.2583673","volume":"16","author":"Ioannis Vourkas","year":"2016","unstructured":"Vourkas, I., Sirakoulis, G.C.: Emerging memristor-based logic circuit design approaches: a review. IEEE Circuits Syst. Mag. 16(3) (3rd quarter), 15\u201330 (2016)","journal-title":"IEEE Circuits and Systems Magazine"},{"issue":"2","key":"34_CR52","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/TNANO.2011.2174802","volume":"11","author":"O Kavehei","year":"2012","unstructured":"Kavehei, O., Al-Sarawi, S., Cho, K.-R., Eshraghian, K., Abbott, D.: An analytical approach for memristive nanoarchitectures. IEEE Trans. Nanotechnol. 11(2), 374\u2013385 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"8","key":"34_CR53","doi-asserted-by":"publisher","first-page":"997","DOI":"10.1109\/TVLSI.2008.2002303","volume":"17","author":"M Dong","year":"2009","unstructured":"Dong, M., Zhong, L.: Nanowire crossbar logic and standard cell-based integration. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(8), 997\u20131007 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"34_CR54","doi-asserted-by":"publisher","first-page":"724","DOI":"10.1109\/TCSI.2010.2078710","volume":"58","author":"Y Ho","year":"2011","unstructured":"Ho, Y., Huang, G.M., Li, P.: Dynamical properties and design analysis for nonvolatile memristor memories. IEEE Trans. Circuits Syst. I, Reg. Papers 58(4), 724\u2013736 (2011)","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"},{"key":"34_CR55","unstructured":"Gomez, J., Vourkas, I., Abusleme, A., Rubio, A.: Resistive switching behavior seen from the energy point of view. 2018 IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), 147\u2013150. \nhttp:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?tp=&arnumber=8474167&isnumber=8474071\n\n, Platja d\u2019Aro, Costa Brava, Spain, July 2\u20134"},{"key":"34_CR56","doi-asserted-by":"crossref","unstructured":"Escudero-Lopez, M., Vourkas, I., Rubio, A., Moll, F.: Variability-tolerant memristor-based ratioed logic in crossbar array. IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH 2018). 13\u201318. \nhttps:\/\/dl.acm.org\/citation.cfm?id=3232213\n\n, Athens, Greece, July 18\u201319","DOI":"10.1145\/3232195.3232213"}],"container-title":["Handbook of Memristor Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-76375-0_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T22:10:26Z","timestamp":1573596626000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-76375-0_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783319763743","9783319763750"],"references-count":56,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-76375-0_34","relation":{},"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}